



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	6K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TFBGA
Supplier Device Package	64-TFBGA (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l083rbh6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l083rbh6</a>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Ultra-low-power STM32L083xxx device features and peripheral counts . . . . .	11
Table 3.	Functionalities depending on the operating power supply range . . . . .	16
Table 4.	CPU frequency range depending on dynamic voltage scaling . . . . .	16
Table 5.	Functionalities depending on the working mode (from Run/active down to standby) . . . . .	17
Table 6.	STM32L0xx peripherals interconnect matrix . . . . .	19
Table 7.	Temperature sensor calibration values . . . . .	28
Table 8.	Internal voltage reference measured values . . . . .	28
Table 9.	Capacitive sensing GPIOs available on STM32L083xx devices . . . . .	30
Table 10.	Timer feature comparison . . . . .	31
Table 11.	Comparison of I2C analog and digital filters . . . . .	33
Table 12.	STM32L083xx I <sup>2</sup> C implementation . . . . .	33
Table 13.	USART implementation . . . . .	34
Table 14.	SPI/I2S implementation . . . . .	35
Table 15.	Legend/abbreviations used in the pinout table . . . . .	41
Table 16.	STM32L083xx pin definition . . . . .	42
Table 17.	Alternate functions port A . . . . .	50
Table 18.	Alternate functions port B . . . . .	51
Table 19.	Alternate functions port C . . . . .	52
Table 20.	Alternate functions port D . . . . .	53
Table 21.	Alternate functions port E . . . . .	54
Table 22.	Alternate functions port H . . . . .	55
Table 23.	Voltage characteristics . . . . .	60
Table 24.	Current characteristics . . . . .	61
Table 25.	Thermal characteristics . . . . .	61
Table 26.	General operating conditions . . . . .	62
Table 27.	Embedded reset and power control block characteristics . . . . .	64
Table 28.	Embedded internal reference voltage calibration values . . . . .	65
Table 29.	Embedded internal reference voltage . . . . .	65
Table 30.	Current consumption in Run mode, code with data processing running from Flash memory . . . . .	67
Table 31.	Current consumption in Run mode vs code type, code with data processing running from Flash memory . . . . .	67
Table 32.	Current consumption in Run mode, code with data processing running from RAM . . . . .	69
Table 33.	Current consumption in Run mode vs code type, code with data processing running from RAM . . . . .	69
Table 34.	Current consumption in Sleep mode . . . . .	70
Table 35.	Current consumption in Low-power run mode . . . . .	71
Table 36.	Current consumption in Low-power sleep mode . . . . .	72
Table 37.	Typical and maximum current consumptions in Stop mode . . . . .	73
Table 38.	Typical and maximum current consumptions in Standby mode . . . . .	74
Table 39.	Average current consumption during Wakeup . . . . .	75
Table 40.	Peripheral current consumption in Run or Sleep mode . . . . .	76
Table 41.	Peripheral current consumption in Stop and Standby mode . . . . .	78
Table 42.	Low-power mode wakeup timings . . . . .	79
Table 43.	High-speed external user clock characteristics . . . . .	80
Table 44.	Low-speed external user clock characteristics . . . . .	81

Table 3. Functionalities depending on the operating power supply range

Operating power supply range	Functionalities depending on the operating power supply range			
	DAC and ADC operation	Dynamic voltage scaling range	I/O operation	USB
$V_{DD} = 1.65$ to $1.71$ V	ADC only, conversion time up to 570 ksp/s	Range 2 or range 3	Degraded speed performance	Not functional
$V_{DD} = 1.71$ to $1.8$ V <sup>(1)</sup>	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance	Functional <sup>(2)</sup>
$V_{DD} = 1.8$ to $2.0$ V <sup>(1)</sup>	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance	Functional <sup>(2)</sup>
$V_{DD} = 2.0$ to $2.4$ V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional <sup>(2)</sup>
$V_{DD} = 2.4$ to $3.6$ V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional <sup>(2)</sup>

1. CPU frequency changes from initial to final must respect "fcpu initial < 4\*fcpu final". It must also respect 5  $\mu$ s delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5  $\mu$ s, then switch from 16 MHz to 32 MHz.

2. To be USB compliant from the I/O voltage standpoint, the minimum  $V_{DD\_USB}$  is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

## 3.8 Memories

The STM32L083xx devices have the following features:

- 20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 64, 128 or 192 Kbytes of embedded Flash program memory
  - 6 Kbytes of data EEPROM
  - Information block containing 32 user and factory options bytes plus Kbytes of system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- **Level 0:** no protection
- **Level 1:** memory readout protected.  
The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- **Level 2:** chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USB (PA11, PA12), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

### **TIM21 and TIM22**

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

### **3.18.2 Low-power Timer (LPTIM)**

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
  - Internal clock source: LSE, LSI, HSI or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

### **3.18.3 Basic timer (TIM6, TIM7)**

These timers can be used as a generic 16-bit timebase.

### **3.18.4 SysTick timer**

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

### **3.18.5 Independent watchdog (IWDG)**

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

Table 15. Legend/abbreviations used in the pinout table (continued)

Name		Abbreviation	Definition
Pin functions	Alternate functions		Functions selected through GPIOx_AFR registers
	Additional functions		Functions directly selected/enabled through peripheral registers

Table 16. STM32L083xx pin definition

Pin number					Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100						
-	-	-	1	B2	PE2	I/O	FT	-	LCD_SEG38, TIM3_ETR	-
-	-	-	2	A1	PE3	I/O	FT	-	TIM22_CH1, LCD_SEG39, TIM3_CH1	-
-	-	-	3	B1	PE4	I/O	FT	-	TIM22_CH2, TIM3_CH2	-
-	-	-	4	C2	PE5	I/O	FT	-	TIM21_CH1, TIM3_CH3	-
-	-	-	5	D2	PE6	I/O	FT	-	TIM21_CH2, TIM3_CH4	RTC_TAMP3/WKUP3
1	1	B2	6	E2	VLCD	S		-	-	
2	2	A2	7	C1	PC13	I/O	FT	-	-	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2
3	3	A1	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	-	-	OSC32_IN
4	4	B1	9	E1	PC15- OSC32_OUT (PC15)	I/O	TC	-	-	OSC32_OUT
-	-	-	10	F2	PH9	I/O	FT	-	-	-
-	-	-	11	G2	PH10	I/O	FT	-	-	-
5	5	C1	12	F1	PH0-OSC_IN (PH0)	I/O	TC	-	USB_CRD_SYNC	OSC_IN
6	6	D1	13	G1	PH1- OSC_OUT (PH1)	I/O	TC	-	-	OSC_OUT
7	7	E1	14	H2	NRST	I/O	-	-	-	-

Table 16. STM32L083xx pin definition (continued)


Pin number					Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100						
-	8	E3	15	H1	PC0	I/O	FTf	-	LPTIM1_IN1, LCD_SEG18, EVENTOUT, TSC_G7_IO1, LPUART1_RX, I2C3_SCL	ADC_IN10
-	9	E2	16	J2	PC1	I/O	FTf	-	LPTIM1_OUT, LCD_SEG19, EVENTOUT, TSC_G7_IO2, LPUART1_TX, I2C3_SDA	ADC_IN11
-	10	F2	17	J3	PC2	I/O	FTf	-	LPTIM1_IN2, LCD_SEG20, SPI2_MISO/I2S2_MCK, TSC_G7_IO3	ADC_IN12
-	11	-	18	K2	PC3	I/O	FT	-	LPTIM1_ETR, LCD_SEG21, SPI2_MOSI/I2S2_SD, TSC_G7_IO4	ADC_IN13
8	12	F1	19	J1	VSSA	S	-	-	-	-
-	-	-	20	K1	VREF-	S	-	-	-	-
-	-	G1	21	L1	VREF+	S	-	-	-	-
9	13	H1	22	M1	VDDA	S	-	-	-	-
10	14	G2	23	L2	PA0	I/O	TC	-	TIM2_CH1, TSC_G1_IO1, USART2_CTS, TIM2_ETR, USART4_TX, COMP1_OUT	COMP1_INM, ADC_IN0, RTC_TAMP2/WKUP1
11	15	H2	24	M2	PA1	I/O	FT	-	EVENTOUT, LCD_SEG0, TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM21_ETR, USART4_RX	COMP1_INP, ADC_IN1
12	16	F3	25	K3	PA2	I/O	FT	-	TIM21_CH1, LCD_SEG1, TIM2_CH3, TSC_G1_IO3, USART2_TX, LPUART1_TX, COMP2_OUT	COMP2_INM, ADC_IN2
13	17	G3	26	L3	PA3	I/O	FT	-	TIM21_CH2, LCD_SEG2, TIM2_CH4, TSC_G1_IO4, USART2_RX, LPUART1_RX	COMP2_INP, ADC_IN3

Table 18. Alternate functions port B

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
		SPI1/SPI2/I2S2/ USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/I 2C1/LCD/ TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/USB/L PTIM1/TIM2/3/E VENTOUT/ SYS_AF	I2C1/TSC/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	I2C3/LPUART1/ COMP1/2/ TIM3
Port B	PB0	EVENTOUT	LCD_SEG5	TIM3_CH3	TSC_G3_IO2	-	-	-	-
	PB1	-	LCD_SEG6	TIM3_CH4	TSC_G3_IO3	LPUART1_RTS_DE	-	-	-
	PB2	-	-	LPTIM1_OUT	TSC_G3_IO4	-	-	-	I2C3_SMBA
	PB3	SPI1_SCK	LCD_SEG7	TIM2_CH2	TSC_G5_IO1	EVENTOUT	USART1_RTS_DE	USART5_TX	-
	PB4	SPI1_MISO	LCD_SEG8	TIM3_CH1	TSC_G5_IO2	TIM22_CH1	USART1_CTS	USART5_RX	I2C3_SDA
	PB5	SPI1_MOSI	LCD_SEG9	LPTIM1_IN1	I2C1_SMBA	TIM3_CH2/ TIM22_CH2	USART1_CK	USART5_CK/ USART5_RTS_D E	-
	PB6	USART1_TX	I2C1_SCL	LPTIM1_ETR	TSC_G5_IO3	-	-	-	-
	PB7	USART1_RX	I2C1_SDA	LPTIM1_IN2	TSC_G5_IO4	-	-	USART4_CTS	-
	PB8	-	LCD_SEG16	-	TSC_SYNC	I2C1_SCL	-	-	-
	PB9	-	LCD_COM3	EVENTOUT	-	I2C1_SDA	SPI2_NSS/ I2S2_WS	-	-
	PB10	-	LCD_SEG10	TIM2_CH3	TSC_SYNC	LPUART1_TX	SPI2_SCK	I2C2_SCL	LPUART1_RX
	PB11	EVENTOUT	LCD_SEG11	TIM2_CH4	TSC_G6_IO1	LPUART1_RX	-	I2C2_SDA	LPUART1_TX
	PB12	SPI2_NSS/I2S2_WS	LCD_SEG12	LPUART1_RTS_DE	TSC_G6_IO2		I2C2_SMBA	EVENTOUT	-
	PB13	SPI2_SCK/I2S2_CK	LCD_SEG13	MCO	TSC_G6_IO3	LPUART1_CTS	I2C2_SCL	TIM21_CH1	-
	PB14	SPI2_MISO/ I2S2_MCK	LCD_SEG14	RTC_OUT	TSC_G6_IO4	LPUART1_RTS_DE	I2C2_SDA	TIM21_CH2	-
	PB15	SPI2_MOSI/ I2S2_SD	LCD_SEG15	RTC_REFIN	-	-	-	-	-

### 6.1.6 Power supply scheme

Figure 11. Power supply scheme



## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 23: Voltage characteristics](#), [Table 24: Current characteristics](#), and [Table 25: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 23. Voltage characteristics**

Symbol	Definition	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD\_USB}$ , $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	V
$V_{IN}^{(2)}$	Input voltage on FT and FTf pins	$V_{SS} - 0.3$	$V_{DD} + 4.0$	
	Input voltage on TC pins	$V_{SS} - 0.3$	4.0	
	Input voltage on BOOT0	$V_{SS}$	$V_{DD} + 4.0$	
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	
$ \Delta V_{DD} $	Variations between different $V_{DDx}$ power pins	-	50	mV
$ V_{DDA}-V_{DDx} $	Variations between any $V_{DDx}$ and $V_{DDA}$ power pins <sup>(3)</sup>	-	300	
$ \Delta V_{SS} $	Variations between all different ground pins including $V_{REF-}$ pin	-	50	
$V_{REF+}-V_{DDA}$	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	V
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	see <a href="#">Section 6.3.11</a>		

1. All main power ( $V_{DD}$ ,  $V_{DD\_USB}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2.  $V_{IN}$  maximum must always be respected. Refer to [Table 24](#) for maximum allowed injected current values.
3. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and device operation.  $V_{DD\_USB}$  is independent from  $V_{DD}$  and  $V_{DDA}$ : its value does not need to respect this rule.

## 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 26. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{HCLK}$	Internal AHB clock frequency	-	0	32	MHz
$f_{PCLK1}$	Internal APB1 clock frequency	-	0	32	
$f_{PCLK2}$	Internal APB2 clock frequency	-	0	32	
$V_{DD}$	Standard operating voltage	BOR detector disabled	1.65	3.6	V
		BOR detector enabled, at power on	1.8	3.6	
		BOR detector disabled, after power on	1.65	3.6	
$V_{DDA}$	Analog operating voltage (DAC not used)	Must be the same voltage as $V_{DD}^{(1)}$	1.65	3.6	V
$V_{DDA}$	Analog operating voltage (all features)	Must be the same voltage as $V_{DD}^{(1)}$	1.8	3.6	V
$V_{DD\_USB}$	Standard operating voltage, USB domain <sup>(2)</sup>	USB peripheral used	3.0	3.6	V
		USB peripheral not used	1.65	3.6	
$V_{IN}$	Input voltage on FT, FTf and RST pins <sup>(3)</sup>	$2.0\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-0.3	5.5	V
		$1.65\text{ V} \leq V_{DD} \leq 2.0\text{ V}$	-0.3	5.2	
	Input voltage on BOOT0 pin	-	0	5.5	
	Input voltage on TC pin	-	-0.3	$V_{DD}+0.3$	
$P_D$	Power dissipation at $T_A = 85\text{ °C}$ (range 6) or $T_A = 105\text{ °C}$ (range 7) <sup>(4)</sup>	UFBGA100 package	-	351	mW
		LQFP100 package	-	488	
		TFBGA64 package	-	313	
		LQFP64 package	-	435	
		LQFP48 package	-	370	
	Power dissipation at $T_A = 125\text{ °C}$ (range 3) <sup>(4)</sup>	UFBGA100 package	-	88	
		LQFP100 package	-	122	
		TFBGA64 package	-	78	
		LQFP64 package	-	109	
		LQFP48 package	-	93	

Table 27. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{PVD6}$	PVD threshold 6	Falling edge	2.97	3.05	3.09	V
		Rising edge	3.08	3.15	3.20	
$V_{hyst}$	Hysteresis voltage	BOR0 threshold	-	40	-	mV
		All BOR and PVD thresholds excepting BOR0	-	100	-	

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

### 6.3.3 Embedded internal reference voltage

The parameters given in [Table 29](#) are based on characterization results, unless otherwise specified.

Table 28. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C $V_{DDA} = 3\text{ V}$	0x1FF8 0078 - 0x1FF8 0079

Table 29. Embedded internal reference voltage<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{REFINT\ out}^{(2)}$	Internal reference voltage	$-40\text{ °C} < T_J < +125\text{ °C}$	1.202	1.224	1.242	V
$T_{VREFINT}$	Internal reference startup time	-	-	2	3	ms
$V_{VREF\_MEAS}$	$V_{DDA}$ and $V_{REF+}$ voltage during $V_{REFINT}$ factory measure	-	2.99	3	3.01	V
$A_{VREF\_MEAS}$	Accuracy of factory-measured $V_{REFINT}$ value <sup>(3)</sup>	Including uncertainties due to ADC and $V_{DDA}/V_{REF+}$ values	-	-	±5	mV
$T_{Coeff}^{(4)}$	Temperature coefficient	$-40\text{ °C} < T_J < +125\text{ °C}$	-	25	100	ppm/°C
$A_{Coeff}^{(4)}$	Long-term stability	1000 hours, $T = 25\text{ °C}$	-	-	1000	ppm
$V_{DDCcoeff}^{(4)}$	Voltage coefficient	$3.0\text{ V} < V_{DDA} < 3.6\text{ V}$	-	-	2000	ppm/V
$T_{S\_vrefint}^{(4)(5)}$	ADC sampling time when reading the internal reference voltage	-	5	10	-	µs
$T_{ADC\_BUF}^{(4)}$	Startup time of reference voltage buffer for ADC	-	-	-	10	µs
$I_{BUF\_ADC}^{(4)}$	Consumption of reference voltage buffer for ADC	-	-	13.5	25	µA
$I_{VREF\_OUT}^{(4)}$	VREF_OUT output current <sup>(6)</sup>	-	-	-	1	µA
$C_{VREF\_OUT}^{(4)}$	VREF_OUT output load	-	-	-	50	pF

### Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [Table 26](#).

**Table 44. Low-speed external user clock characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSE\_ext}$	User external clock source frequency	-	1	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage		$0.7V_{DD}$	-	$V_{DD}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage		$V_{SS}$	-	$0.3V_{DD}$	
$t_{w(LSE)}$ $t_{w(LSE)}$	OSC32_IN high or low time		465	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time		-	-	10	
$C_{IN(LSE)}$	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy(LSE)	Duty cycle	-	45	-	55	%
$I_L$	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu A$

1. Guaranteed by design, not tested in production

**Figure 20. Low-speed external clock source AC timing diagram**



### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 45](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


**Table 45. HSE oscillator characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{OSC\_IN}$	Oscillator frequency	-	1		25	MHz
$R_F$	Feedback resistor	-	-	200	-	k $\Omega$
$G_m$	Maximum critical crystal transconductance	Startup	-	-	700	$\mu A/V$
$t_{SU(HSE)}^{(2)}$	Startup time	$V_{DD}$ is stabilized	-	2	-	ms

1. Guaranteed by design.
2. Guaranteed by characterization results.  $t_{SU(HSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 21](#)).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).

**Figure 21. HSE oscillator circuit diagram**



**High-speed internal 48 MHz (HSI48) RC oscillator****Table 48. HSI48 oscillator characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{HSI48}}$	Frequency		-	48	-	MHz
TRIM	HSI48 user-trimming step		0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%
DuCy <sub>(HSI48)</sub>	Duty cycle		45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC <sub>HSI48</sub>	Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration)	$T_A = 25\text{ °C}$	-4 <sup>(3)</sup>	-	4 <sup>(3)</sup>	%
$t_{\text{su(HSI48)}}$	HSI48 oscillator startup time		-	-	6 <sup>(2)</sup>	μs
$I_{\text{DDA(HSI48)}}$	HSI48 oscillator power consumption		-	330	380 <sup>(2)</sup>	μA

1.  $V_{\text{DDA}} = 3.3\text{ V}$ ,  $T_A = -40$  to  $125\text{ °C}$  unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

**Low-speed internal (LSI) RC oscillator****Table 49. LSI oscillator characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(1)}$	LSI frequency	26	38	56	kHz
$D_{\text{LSI}}^{(2)}$	LSI oscillator frequency drift $0\text{ °C} \leq T_A \leq 85\text{ °C}$	-10	-	4	%
$t_{\text{su(LSI)}}^{(3)}$	LSI oscillator startup time	-	-	200	μs
$I_{\text{DD(LSI)}}^{(3)}$	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

**Multi-speed internal (MSI) RC oscillator****Table 50. MSI oscillator characteristics**

Symbol	Parameter	Condition	Typ	Max	Unit
$f_{\text{MSI}}$	Frequency after factory calibration, done at $V_{\text{DD}} = 3.3\text{ V}$ and $T_A = 25\text{ °C}$	MSI range 0	65.5	-	kHz
		MSI range 1	131	-	
		MSI range 2	262	-	
		MSI range 3	524	-	
		MSI range 4	1.05	-	MHz
		MSI range 5	2.1	-	
		MSI range 6	4.2	-	

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5\ \mu\text{A}/+0\ \mu\text{A}$  range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the [Table 59](#).

**Table 59. I/O current injection susceptibility**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
$I_{\text{INJ}}$	Injected current on BOOT0	-0	NA	mA
	Injected current on PA0, PA4, PA5, PC15, PH0 and PH1	-5	0	
	Injected current on any other FT, FTf pins	-5 <sup>(1)</sup>	NA	
	Injected current on any other pins	-5 <sup>(1)</sup>	+5	


1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Table 66. ADC accuracy<sup>(1)(2)(3)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ET	Total unadjusted error	$1.65\text{ V} < V_{\text{REF}+} < V_{\text{DDA}} < 3.6\text{ V}$ , range 1/2/3	-	2	5	LSB
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	
EL	Integral linearity error		-	1.5	3	
ED	Differential linearity error		-	1	2	
ENOB	Effective number of bits		10.0	11.0	-	bits
SINAD	Signal-to-noise distortion		62	69	-	dB
SNR	Signal-to-noise ratio		61	69	-	
THD	Total harmonic distortion		-	-85	-65	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.  
Any positive injection current within the limits specified for  $I_{\text{INJ(PIN)}}$  and  $\Sigma I_{\text{INJ(PIN)}}$  in [Section 6.3.12](#) does not affect the ADC accuracy.
3. Better performance may be achieved in restricted  $V_{\text{DDA}}$ , frequency and temperature ranges.
4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

Figure 28. ADC accuracy characteristics



### SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 26](#).

Refer to [Section 6.3.12: I/O current injection characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

**Table 75. SPI characteristics in voltage Range 1 <sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{SCK}$ $1/t_{c(SCK)}$	SPI clock frequency	Master mode	-	-	16	MHz
		Slave mode receiver			16	
		Slave mode Transmitter $1.71 < V_{DD} < 3.6V$	-	-	12 <sup>(2)</sup>	
		Slave mode Transmitter $2.7 < V_{DD} < 3.6V$	-	-	16 <sup>(2)</sup>	
$Duty_{(SCK)}$	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI presc = 2	$4 \cdot T_{pclk}$	-	-	ns
$t_{h(NSS)}$	NSS hold time	Slave mode, SPI presc = 2	$2 \cdot T_{pclk}$	-	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	$T_{pclk} - 2$	$T_{pclk}$	$T_{pclk} + 2$	
$t_{su(MI)}$	Data input setup time	Master mode	0	-	-	
$t_{su(SI)}$		Slave mode	3	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	7	-	-	
$t_{h(SI)}$		Slave mode	3.5	-	-	
$t_{a(SO)}$	Data output access time	Slave mode	15	-	36	
$t_{dis(SO)}$	Data output disable time	Slave mode	10	-	30	
$t_{v(SO)}$	Data output valid time	Slave mode $1.65 V < V_{DD} < 3.6 V$	-	18	41	
		Slave mode $2.7 V < V_{DD} < 3.6 V$	-	18	25	
		Master mode	-	4	7	
$t_{h(SO)}$	Data output hold time	Slave mode	10	-	-	
$t_{h(MO)}$		Master mode	0	-	-	


1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while  $Duty_{(SCK)} = 50\%$ .



**Table 84. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020


1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 43. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint****Table 85. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

## 7.5 LQFP48 package information

Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.