



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	84
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	3K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l083v8t6

Contents

1	Introduction	9
2	Description	10
2.1	Device overview	11
2.2	Ultra-low-power device continuum	13
3	Functional overview	14
3.1	Low-power modes	14
3.2	Interconnect matrix	19
3.3	ARM® Cortex®-M0+ core with MPU	20
3.4	Reset and supply management	21
3.4.1	Power supply schemes	21
3.4.2	Power supply supervisor	21
3.4.3	Voltage regulator	22
3.5	Clock management	22
3.6	Low-power real-time clock and backup registers	25
3.7	General-purpose inputs/outputs (GPIOs)	25
3.8	Memories	26
3.9	Boot modes	26
3.10	Direct memory access (DMA)	27
3.11	Liquid crystal display (LCD)	27
3.12	Analog-to-digital converter (ADC)	27
3.13	Temperature sensor	28
3.13.1	Internal voltage reference (V_{REFINT})	28
3.13.2	V_{LCD} voltage monitoring	29
3.14	Digital-to-analog converter (DAC)	29
3.15	Ultra-low-power comparators and reference voltage	29
3.16	Touch sensing controller (TSC)	30
3.17	AES	31
3.18	Timers and watchdogs	31
3.18.1	General-purpose timers (TIM2, TIM3, TIM21 and TIM22)	31
3.18.2	Low-power Timer (LPTIM)	32

List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L083xxx device features and peripheral counts	11
Table 3.	Functionalities depending on the operating power supply range	16
Table 4.	CPU frequency range depending on dynamic voltage scaling	16
Table 5.	Functionalities depending on the working mode (from Run/active down to standby)	17
Table 6.	STM32L0xx peripherals interconnect matrix	19
Table 7.	Temperature sensor calibration values	28
Table 8.	Internal voltage reference measured values	28
Table 9.	Capacitive sensing GPIOs available on STM32L083xx devices	30
Table 10.	Timer feature comparison	31
Table 11.	Comparison of I2C analog and digital filters	33
Table 12.	STM32L083xx I ² C implementation	33
Table 13.	USART implementation	34
Table 14.	SPI/I2S implementation	35
Table 15.	Legend/abbreviations used in the pinout table	41
Table 16.	STM32L083xx pin definition	42
Table 17.	Alternate functions port A	50
Table 18.	Alternate functions port B	51
Table 19.	Alternate functions port C	52
Table 20.	Alternate functions port D	53
Table 21.	Alternate functions port E	54
Table 22.	Alternate functions port H	55
Table 23.	Voltage characteristics	60
Table 24.	Current characteristics	61
Table 25.	Thermal characteristics	61
Table 26.	General operating conditions	62
Table 27.	Embedded reset and power control block characteristics	64
Table 28.	Embedded internal reference voltage calibration values	65
Table 29.	Embedded internal reference voltage	65
Table 30.	Current consumption in Run mode, code with data processing running from Flash memory	67
Table 31.	Current consumption in Run mode vs code type, code with data processing running from Flash memory	67
Table 32.	Current consumption in Run mode, code with data processing running from RAM	69
Table 33.	Current consumption in Run mode vs code type, code with data processing running from RAM	69
Table 34.	Current consumption in Sleep mode	70
Table 35.	Current consumption in Low-power run mode	71
Table 36.	Current consumption in Low-power sleep mode	72
Table 37.	Typical and maximum current consumptions in Stop mode	73
Table 38.	Typical and maximum current consumptions in Standby mode	74
Table 39.	Average current consumption during Wakeup	75
Table 40.	Peripheral current consumption in Run or Sleep mode	76
Table 41.	Peripheral current consumption in Stop and Standby mode	78
Table 42.	Low-power mode wakeup timings	79
Table 43.	High-speed external user clock characteristics	80
Table 44.	Low-speed external user clock characteristics	81

2 Description

The ultra-low-power STM32L083xx microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data EEPROM and 20 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L083xx device provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L083xx device offer several analog features, one 12-bit ADC with hardware oversampling, two DACs, two ultra-low-power comparators, AES, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L083xx devices embed standard and advanced communication interfaces: up to three I2Cs, two SPIs, one I2S, four USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L083xx also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, their integrated LCD controller has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L083xx devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.



2.1 Device overview

Table 2. Ultra-low-power STM32L083xxx device features and peripheral counts

Peripheral		STM32L083 V8	STM32L083 CB	STM32L083 VB	STM32L083 RB	STM32L083 CZ	STM32L083 VZ	STM32L083 RZ
Flash memory (Kbytes)		64 Kbytes	128 Kbytes			192 Kbytes		
Data EEPROM (Kbytes)		3 Kbytes	6 Kbytes					
RAM (Kbytes)		20 Kbytes						
AES		1						
Timers	General-purpose	4						
	Basic	2						
	LPTIMER	1						
RTC/SYSTICK/IWDG/WWDG		1/1/1/1						
Commu- nication interfaces	SPI/I2S	6(4) ⁽¹⁾ /1						
	I ² C	3						
	USART	4						
	LPUART	1						
	USB/(VDD_USB)	1/(1)						
GPIOs		84	40	84	51	40	84	51
Clocks: HSE/LSE/HSI/MSI/LSI		1/1/1/1/1						
12-bit synchronized ADC Number of channels		1 16	1 10	1 16		1 10	1 16	
12-bit DAC Number of channels		2 2						
LCD COM x SEG		1 4x52 or 8x48	1 4x18	1 4x52 or 8x48	1 4x32 or 8x28	1 4x18	1 4x52 or 8x48	1 4x32 or 8x28 ⁽²⁾
Comparators		2						
Capacitive sensing channels		24	17	24	24	17	24	24
Max. CPU frequency		32 MHz						
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 to 3.6 V without BOR option						
Operating temperatures		Ambient temperature: −40 to +125 °C Junction temperature: −40 to +130 °C						
Packages		LQFP100 UFBGA100	LQFP48	LQFP100 UFBGA100	LQFP64	LQFP48	LQFP100 UFBGA100	LQFP64 TFBGA64

1. 4 SPI interfaces are USARTs operating in SPI master mode.

2. On TFBGA64, only 4x31 or 8x27 COMxSEG are available.

3.4 Reset and supply management

3.4.1 Power supply schemes

- $V_{DD} = 1.65$ to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , $V_{DDA} = 1.65$ to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- $V_{DD_USB} = 1.65$ to 3.6 V: external power supply for USB transceiver, USB_DM (PA11) and USB_DP (PA12). To guarantee a correct voltage level for USB communication V_{DD_USB} must be above 3.0 V. If USB is not used this pin must be tied to V_{DD} .

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the V_{DD} min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note: *The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.*

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.8 Memories

The STM32L083xx devices have the following features:

- 20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 64, 128 or 192 Kbytes of embedded Flash program memory
 - 6 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus Kbytes of system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- **Level 0:** no protection
- **Level 1:** memory readout protected.
The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- **Level 2:** chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USB (PA11, PA12), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.13 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 7. Temperature sensor calibration values

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, $V_{\text{DDA}} = 3 \text{ V}$	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C $V_{\text{DDA}} = 3 \text{ V}$	0x1FF8 007E - 0x1FF8 007F

3.13.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, $V_{\text{REF+}}$, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C $V_{\text{DDA}} = 3 \text{ V}$	0x1FF8 0078 - 0x1FF8 0079

3.18.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.19 Communication interfaces

3.19.1 I²C bus

Up to three I²C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

Table 11. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	1. Extra filtering capability vs. standard requirements. 2. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.


Refer to [Table 12](#) for an overview of I2C interface features.

Table 12. STM32L083xx I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	X	X	X
10-bit addressing mode	X	X	X
Standard mode (up to 100 kbit/s)	X	X	X
Fast mode (up to 400 kbit/s)	X	X	X

4 Pin descriptions

Figure 3. STM32L083xx LQFP100 pinout - 14 x 14 mm




1. The above figure shows the package top view.
2. I/O pin supplied by VDD_USB.

Table 37. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
I_{DD} (Stop)	Supply current in Stop mode	$T_A = -40$ to 25°C	0,43	1,00	μA
		$T_A = 55^\circ\text{C}$	0,735	2,50	
		$T_A = 85^\circ\text{C}$	2,25	4,90	
		$T_A = 105^\circ\text{C}$	5,3	13,00	
		$T_A = 125^\circ\text{C}$	12,5	28,00	

1. Guaranteed by characterization results at 125°C , unless otherwise specified.

Figure 17. I_{DD} vs V_{DD} , at $T_A = 25/55/ 85/105/125^\circ\text{C}$, Stop mode with RTC enabled and running on LSE Low drive

High-speed internal 48 MHz (HSI48) RC oscillator

Table 48. HSI48 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI48}	Frequency		-	48	-	MHz
TRIM	HSI48 user-trimming step		0.09 ⁽²⁾	0.14	0.2 ⁽²⁾	%
DuCy _(HSI48)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
ACC _{HSI48}	Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration)	$T_A = 25\text{ °C}$	-4 ⁽³⁾	-	4 ⁽³⁾	%
$t_{\text{su(HSI48)}}$	HSI48 oscillator startup time		-	-	6 ⁽²⁾	μs
$I_{\text{DDA(HSI48)}}$	HSI48 oscillator power consumption		-	330	380 ⁽²⁾	μA

1. $V_{\text{DDA}} = 3.3\text{ V}$, $T_A = -40$ to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 49. LSI oscillator characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(1)}$	LSI frequency	26	38	56	kHz
$D_{\text{LSI}}^{(2)}$	LSI oscillator frequency drift $0\text{ °C} \leq T_A \leq 85\text{ °C}$	-10	-	4	%
$t_{\text{su(LSI)}}^{(3)}$	LSI oscillator startup time	-	-	200	μs
$I_{\text{DD(LSI)}}^{(3)}$	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 50. MSI oscillator characteristics

Symbol	Parameter	Condition	Typ	Max	Unit
f_{MSI}	Frequency after factory calibration, done at $V_{\text{DD}} = 3.3\text{ V}$ and $T_A = 25\text{ °C}$	MSI range 0	65.5	-	kHz
		MSI range 1	131	-	
		MSI range 2	262	-	
		MSI range 3	524	-	
		MSI range 4	1.05	-	MHz
		MSI range 5	2.1	-	
		MSI range 6	4.2	-	

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).


Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 56. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range at 32 MHz	Unit
S _{EMI}	Peak level	V _{DD} = 3.6 V, T _A = 25 °C, LQFP100 package compliant with IEC 61967-2	0.1 to 30 MHz	-7	dBμV
			30 to 130 MHz	14	
			130 MHz to 1 GHz	9	
			EMI Level	2	-


Figure 29. Typical connection diagram using the ADC



1. Refer to [Table 64: ADC characteristics](#) for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 30](#) or [Figure 31](#), depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

Figure 30. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

6.3.16 DAC electrical specifications

Data guaranteed by design, not tested in production, unless otherwise specified.

Table 67. DAC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	1.8	-	3.6	V
V_{REF+}	Reference supply voltage	V_{REF+} must always be below V_{DDA}	1.8	-	3.6	V
V_{REF-}	Lower reference voltage	-	V_{SSA}			V
$I_{DDVREF+}^{(1)}$	Current consumption on V_{REF+} supply $V_{REF+} = 3.3$ V	No load, middle code (0x800)	-	130	220	μ A
		No load, worst code (0x000)	-	220	350	
$I_{DDA}^{(2)}$	Current consumption on V_{DDA} supply, $V_{DDA} = 3.3$ V	No load, middle code (0x800)	-	210	320	μ A
		No load, worst code (0xF1C)	-	320	520	
$R_L^{(3)}$	Resistive load	DAC output buffer on	5	-	-	k Ω
$C_L^{(3)}$	Capacitive load		-	-	50	pF
R_O	Output impedance	DAC output buffer off	12	16	20	k Ω
V_{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON	0.2	-	$V_{DDA} - 0.2$	V
		DAC output buffer OFF	0.5	-	$V_{REF+} - 1\text{LSB}$	mV
DNL ⁽²⁾	Differential non linearity ⁽⁴⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer on	-	1.5	3	LSB
		No R_{LOAD} , $C_L \leq 50$ pF DAC output buffer off	-	1.5	3	
INL ⁽²⁾	Integral non linearity ⁽⁵⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer on	-	2	4	
		No R_{LOAD} , $C_L \leq 50$ pF DAC output buffer off	-	2	4	
Offset ⁽²⁾	Offset error at code 0x800 ⁽⁶⁾	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω DAC output buffer on	-	± 10	± 25	
		No R_{LOAD} , $C_L \leq 50$ pF DAC output buffer off	-	± 5	± 8	
Offset1 ⁽²⁾	Offset error at code 0x001 ⁽⁷⁾	No R_{LOAD} , $C_L \leq 50$ pF DAC output buffer off	-	± 1.5	± 5	

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 26](#).

Refer to [Section 6.3.12: I/O current injection characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 75. SPI characteristics in voltage Range 1 ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode	-	-	16	MHz
		Slave mode receiver			16	
		Slave mode Transmitter $1.71 < V_{DD} < 3.6V$	-	-	12 ⁽²⁾	
		Slave mode Transmitter $2.7 < V_{DD} < 3.6V$	-	-	16 ⁽²⁾	
$Duty_{(SCK)}$	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI presc = 2	$4 \cdot T_{pclk}$	-	-	ns
$t_{h(NSS)}$	NSS hold time	Slave mode, SPI presc = 2	$2 \cdot T_{pclk}$	-	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	$T_{pclk} - 2$	T_{pclk}	$T_{pclk} + 2$	
$t_{su(MI)}$	Data input setup time	Master mode	0	-	-	
$t_{su(SI)}$		Slave mode	3	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	7	-	-	
$t_{h(SI)}$		Slave mode	3.5	-	-	
$t_{a(SO)}$	Data output access time	Slave mode	15	-	36	
$t_{dis(SO)}$	Data output disable time	Slave mode	10	-	30	
$t_{v(SO)}$	Data output valid time	Slave mode $1.65 V < V_{DD} < 3.6 V$	-	18	41	
		Slave mode $2.7 V < V_{DD} < 3.6 V$	-	18	25	
		Master mode	-	4	7	
$t_{h(SO)}$	Data output hold time	Slave mode	10	-	-	
$t_{h(MO)}$		Master mode	0	-	-	

1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while $Duty_{(SCK)} = 50\%$.


Table 82. LCD controller characteristics (continued)

Symbol	Parameter	Min	Typ	Max	Unit
$I_{LCD}^{(1)}$	Supply current at $V_{DD} = 2.2\text{ V}$	-	3.3	-	μA
	Supply current at $V_{DD} = 3.0\text{ V}$	-	3.1	-	
$R_{Htot}^{(2)}$	Low drive resistive network overall value	5.28	6.6	7.92	$\text{M}\Omega$
$R_L^{(2)}$	High drive resistive network total value	192	240	288	$\text{k}\Omega$
V_{44}	Segment/Common highest level voltage	-	-	V_{LCD}	V
V_{34}	Segment/Common 3/4 level voltage	-	$3/4 V_{LCD}$	-	V
V_{23}	Segment/Common 2/3 level voltage	-	$2/3 V_{LCD}$	-	
V_{12}	Segment/Common 1/2 level voltage	-	$1/2 V_{LCD}$	-	
V_{13}	Segment/Common 1/3 level voltage	-	$1/3 V_{LCD}$	-	
V_{14}	Segment/Common 1/4 level voltage	-	$1/4 V_{LCD}$	-	
V_0	Segment/Common lowest level voltage	0	-	-	
$\Delta V_{xx}^{(3)}$	Segment/Common level voltage error $T_A = -40\text{ to }85\text{ }^\circ\text{C}$	-	-	± 50	mV

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.
2. Guaranteed by design.
3. Guaranteed by characterization results.

7.2 UFBGA100 package information

Figure 42. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 84. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	0.0094
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
E	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-
e	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-

Table 86. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
E3	-	7.500	-	-	0.2953	-
e	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 46. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Table 92. Document revision history

Date	Revision	Changes
22-Mar-2016	3	<p>Updated number of SPIs on cover page and in Table 2: Ultra-low-power STM32L083xxx device features and peripheral counts.</p> <p>Changed minimum comparator supply voltage to 1.65 V on cover page. Added minimum DAC supply voltage on cover page.</p> <p>Added number of fast and standard channels in Section 3.12: Analog-to-digital converter (ADC).</p> <p>Updated Section 3.19.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.19.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces.</p> <p>Added baudrate allowing to wake up the MCU from Stop mode in Section 3.19.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.19.3: Low-power universal asynchronous receiver transmitter (LPUART).</p> <p>Section 6.3.15: 12-bit ADC characteristics:</p> <ul style="list-style-type: none"> – Table 64: ADC characteristics: <ul style="list-style-type: none"> Distinction made between V_{DDA} for fast and standard channels; added note 1. Added note 4. related to R_{ADC}. Updated f_{TRIG}. Updated t_S and t_{CONV}. – Updated equation 1 description. – Updated Table 65: RAIN max for $f_{ADC} = 16$ MHz for $f_{ADC} = 16$ MHz and distinction made between fast and standard channels. <p>Updated R_O and added Note 2. in Table 67: DAC characteristics.</p> <p>Added Table 74: USART/LPUART characteristics.</p>