



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2105fbd48-01-15">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2105fbd48-01-15</a>


- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software. Flash programming takes 1 ms per 512 B line. Single sector or full chip erase takes 400 ms.
- Vectored Interrupt Controller with configurable priorities and vector addresses.
- EmbeddedICE-RT interface enables breakpoints and watch points. Interrupt service routines can continue to execute whilst the foreground task is debugged with the on-chip RealMonitor software.
- Embedded Trace Macrocell enables non-intrusive high speed real-time tracing of instruction execution.
- Multiple serial interfaces including two UARTs (16C550), Fast I<sup>2</sup>C-bus (400 kbit/s), and SPI.
- Two 32-bit timers (7 capture/compare channels), PWM unit (6 outputs), Real Time Clock and Watchdog.
- Up to thirty-two 5 V tolerant general purpose I/O pins in a tiny LQFP48 (7 mm × 7 mm) package.
- 60 MHz maximum CPU clock available from programmable on-chip Phase-Locked Loop with settling time of 100 μs.
- The on-chip crystal oscillator should have an operating range of 1 MHz to 25 MHz.
- Two low power modes, Idle and Power-down.
- Processor wake-up from Power-down mode via external interrupt.
- Individual enable/disable of peripheral functions for power optimization.
- Dual power supply:
  - ◆ CPU operating voltage range of 1.65 V to 1.95 V (1.8 V ± 8.3 %).
  - ◆ I/O power supply range of 3.0 V to 3.6 V (3.3 V ± 10 %) with 5 V tolerant I/O pads.

### 3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC2104BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2104FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2104FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2105BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2105FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2105FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2106BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2106FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2

## 4. Block diagram



(1) Shared with GPIO.

(2) When test/debug interface is used, GPIO/other functions sharing these pins are not available.

(3) Available on LPC2104/2105/2106/01 only.

Fig 1. Block diagram

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0.11/CTS1/CAP1.1	36 <sup>[1]</sup>	I/O	<b>P0.11</b> — Port 0 bit 11.
		I	<b>CTS1</b> — Clear to Send input for UART 1.
		I	<b>CAP1.1</b> — Capture input for Timer 1, channel 1.
P0.12/DSR1/MAT1.0	37 <sup>[1]</sup>	I/O	<b>P0.12</b> — Port 0 bit 12.
		I	<b>DSR1</b> — Data Set Ready input for UART 1.
		O	<b>MAT1.0</b> — Match output for Timer 1, channel 0.
P0.13/DTR1/MAT1.1	41 <sup>[1]</sup>	I/O	<b>P0.13</b> — Port 0 bit 13.
		O	<b>DTR1</b> — Data Terminal Ready output for UART 1.
		O	<b>MAT1.1</b> — Match output for Timer 1, channel 1.
P0.14/DCD1/EINT1	44 <sup>[1]</sup>	I/O	<b>P0.14</b> — Port 0 bit 14.
		I	<b>DCD1</b> — Data Carrier Detect input for UART 1.
		I	<b>EINT1</b> — External interrupt 1 input.
P0.15/RI1/EINT2	45 <sup>[1]</sup>	I/O	<b>P0.15</b> — Port 0 bit 15.
		I	<b>RI1</b> — Ring Indicator input for UART 1.
		O	<b>EINT2</b> — External interrupt 2 input.
P0.16/EINT0/MAT0.2	46 <sup>[1]</sup>	I/O	<b>P0.16</b> — Port 0 bit 16.
		I	<b>EINT0</b> — External interrupt 0 input.
		O	<b>MAT0.2</b> — Match output for Timer 0, channel 2.
P0.17/CAP1.2/TRST	47 <sup>[1]</sup>	I/O	<b>P0.17</b> — Port 0 bit 17.
		I	<b>CAP1.2</b> — Capture input for Timer 1, channel 2.
		I	<b>TRST</b> — Test Reset for JTAG interface, primary JTAG pin group.
P0.18/CAP1.3/TMS	48 <sup>[1]</sup>	I/O	<b>P0.18</b> — Port 0 bit 18.
		I	<b>CAP1.3</b> — Capture input for Timer 1, channel 3.
		I	<b>TMS</b> — Test Mode Select for JTAG interface, primary JTAG pin group.
P0.19/MAT1.2/TCK	1 <sup>[1]</sup>	I/O	<b>P0.19</b> — Port 0 bit 19.
		O	<b>MAT1.2</b> — Match output for Timer 1, channel 2.
		I	<b>TCK</b> — Test Clock for JTAG interface, primary JTAG pin group.
P0.20/MAT1.3/TDI	2 <sup>[1]</sup>	I/O	<b>P0.20</b> — Port 0 bit 20.
		O	<b>MAT1.3</b> — Match output for Timer 1, channel 3.
		I	<b>TDI</b> — Test Data In for JTAG interface, primary JTAG pin group.
P0.21/PWM5/TDO	3 <sup>[1]</sup>	I/O	<b>P0.21</b> — Port 0 bit 21.
		O	<b>PWM5</b> — Pulse Width Modulator output 5.
		O	<b>TDO</b> — Test Data Out for JTAG interface, primary JTAG pin group.
P0.22/TRACECLK	32 <sup>[4]</sup>	I/O	<b>P0.22</b> — Port 0 bit 22.
		O	<b>TRACECLK</b> — Trace Clock. Standard I/O port with internal pull-up.
P0.23/PIPESTAT0	33 <sup>[4]</sup>	I/O	<b>P0.23</b> — Port 0 bit 23.
		O	<b>PIPESTAT0</b> — Pipeline Status, bit 0. Standard I/O port with internal pull-up.
P0.24/PIPESTAT1	34 <sup>[4]</sup>	I/O	<b>P0.24</b> — Port 0 bit 24.
		O	<b>PIPESTAT1</b> — Pipeline Status, bit 1. Standard I/O port with internal pull-up.
P0.25/PIPESTAT2	38 <sup>[4]</sup>	I/O	<b>P0.25</b> — Port 0 bit 25.
		O	<b>PIPESTAT2</b> — Pipeline Status, bit 2. Standard I/O port with internal pull-up.

**Table 4.** Interrupt sources ...continued

Block	Flag(s)	VIC channel #
UART 1	Rx Line Status (RLS)	7
	Transmit Holding Register empty (THRE)	
	Rx Data Available (RDA)	
	Character Time-out Indicator (CTI)	
	Modem Status Interrupt (MSI)	
	Auto-Baud Time-Out (ABTO) <sup>[1]</sup>	
	End of Auto-Baud (ABEO) <sup>[1]</sup>	
PWM0	Match 0 to 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)	8
I <sup>2</sup> C-bus	SI (state change)	9
SPI and SSP <sup>[1]</sup>	SPIF, MODF (SPI)	10
	TXRIS, RXRIS, RTRIS, RORRIS (SSP) <sup>[1]</sup>	
-	reserved	11
PLL	PLL Lock (PLOCK)	12
RTC	RTCCIF (Counter Increment), RTCALF (Alarm)	13
System Control	External Interrupt 0 (EINT0)	14
System Control	External Interrupt 1 (EINT1)	15
System Control	External Interrupt 2 (EINT2)	16

[1] Available on LPC2104/2105/2106/01 only.

## 6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

The Pin Control Module contains two registers as shown in [Table 5](#).

**Table 5.** Pin control module registers

Address	Name	Description	Access
0xE002 C000	PINSEL0	Pin function select register 0	Read/Write
0xE002 C004	PINSEL1	Pin function select register 1	Read/Write

## 6.7 Pin function select register 0 (PINSEL0 - 0xE002 C000)

The PINSEL0 register controls the functions of the pins as per the settings listed in [Table 6](#). The direction control bit in the IODIR register is effective only when the GPIO function is selected for a pin. For other functions, direction is controlled automatically. Settings other than those shown in [Table 6](#) are reserved, and should not be used

Table 7. Pin function select register 1 (PINSEL1 - 0xE002 C004) ...continued

PINSEL1	Pin name	Value		Function	Value after reset
25:24	P0.28	0	0	GPIO Port 0.28	0
		0	1	TMS	
27:26	P0.29	0	0	GPIO Port 0.29	0
		0	1	TCK	
29:28	P0.30	0	0	GPIO Port 0.30	0
		0	1	TDI	
31:30	P0.31	0	0	GPIO Port 0.31	0
		0	1	TDO	

## 6.9 General purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

### 6.9.1 Features

- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

### 6.9.2 Features added with the Fast GPIO set of registers available on LPC2104/2105/2106/01 only

- Fast GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing, enabling port pin toggling up to 3.5 times faster than earlier LPC2000 devices.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All Fast GPIO registers are byte addressable.
- Entire port value can be written in one instruction.
- Ports are accessible via either the legacy group of registers (GPIOs) or the group of registers providing accelerated port access (Fast GPIOs).

## 6.10 UARTs

The LPC2104/2105/2106 each contain two UARTs. One UART provides a full modem control handshake interface, the other provides only transmit and receive data lines.

### 6.10.1 Features

- 16 byte Receive and Transmit FIFOs
- Register locations conform to 16C550 industry standard
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
- Built-in baud rate generator

- Standard modem interface signals included on UART 1.

### 6.10.2 UART features available in LPC2104/2105/2106/01 only

Compared to previous LPC2000 microcontrollers, UARTs in LPC2104/2105/2106/01 introduce a fractional baud rate generator for both UARTs, enabling these microcontrollers to achieve standard baud rates such as 115200 Bd with any crystal frequency above 2 MHz. In addition, auto-CTS/RTS flow-control functions are fully implemented in hardware.

- Fractional baud rate generator enables standard baud rates such as 115200 Bd to be achieved with any crystal frequency above 2 MHz.
- Autobauding.
- Auto-CTS/RTS flow-control fully implemented in hardware.

## 6.11 I<sup>2</sup>C-bus serial I/O controller

I<sup>2</sup>C is a bidirectional bus for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g. an LCD driver or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. I<sup>2</sup>C is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I<sup>2</sup>C-bus implemented in LPC2104/2105/2106 supports bit rate up to 400 kbit/s (Fast I<sup>2</sup>C-bus).

### 6.11.1 Features

- Standard I<sup>2</sup>C compliant bus interface.
- Easy to configure as Master, Slave or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus may be used for test and diagnostic purposes.

## 6.12 SPI serial I/O controller

The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

### 6.12.1 Features

- Compliant with Serial Peripheral Interface (SPI) specification.
- Synchronous, serial, full duplex communication.
- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

### 6.12.2 Features available in LPC2104/2105/2106/01 only

- Selectable transfer width of eight to 16 bit per frame.
- When the SPI interface is used in Master mode, the SSEL pin is not needed (can be used for a different function).

## 6.13 SSP controller (LPC2104/2105/2106/01 only)

The SSP is a controller capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. Data transfers are in principle full duplex, with frames of four to 16 bits of data flowing from the master to the slave and from the slave to the master.

Because the SSP and SPI peripherals share the same physical pins, it is not possible to have both of these two peripherals active at the same time. Application can switch on the fly from SPI to SSP and back.

### 6.13.1 Features

- Compatible with Motorola's SPI, Texas Instrument's 4-wire SSI, and National Semiconductor's Microwire buses.
- Synchronous serial communication.
- Master or slave operation.
- 8-frame FIFOs for both transmit and receive.
- Four to 16 bits per frame.

## 6.14 General purpose timers

The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes up to four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

processor clock rate. The second purpose of the APB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

## 6.19 Emulation and debugging

The LPC2104/2105/2106 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Each of these functions requires a trade-off of debugging features versus device pins. Because the LPC2104/2105/2106 are provided in a small package, there is no room for permanently assigned JTAG or Trace pins. An alternate JTAG port allows an option to debug functions assigned to the pins used by the primary JTAG port (see [Section 6.8](#)).

### 6.19.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic.

The JTAG clock (TCK) must be slower than  $\frac{1}{6}$  of the CPU clock (CCLK) for the JTAG interface to operate.

### 6.19.2 Embedded trace

Since the LPC2104/2105/2106 have significant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The Embedded Trace Macrocell (ETM) provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code cannot be traced because of this restriction.

### 6.19.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC (Debug Communications Channel), which is present in the EmbeddedICE logic. The LPC2104/2105/2106 contain a specific configuration of RealMonitor software programmed into the on-chip flash memory.

## 7. Limiting values

**Table 8. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(1V8)</sub>	supply voltage (1.8 V)		[2] -0.5	+2.5	V
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)		[3] -0.5	+3.6	V
V <sub>I</sub>	input voltage	5 V tolerant I/O pins	[4][5] -0.5	+6.0	V
		other I/O pins	[4][6] -0.5	V <sub>DD(3V3)</sub> + 0.5	V
I <sub>DD</sub>	supply current		[7][8] -	100	mA
I <sub>SS</sub>	ground current		[8][9] -	100	mA
T <sub>stg</sub>	storage temperature		[10] -65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>esd</sub>	electrostatic discharge voltage	human body model	[11]		
		all pins	-2000	+2000	V
		machine model	[12]		
		all pins	-200	+200	V

[1] The following applies to [Table 8](#):

- a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

[2] Internal rail.

[3] External rail.

[4] Including voltage on outputs in 3-state mode.

[5] Only valid when the V<sub>DD(3V3)</sub> supply voltage is present.

[6] Not to exceed 4.6 V.

[7] Per supply pin.

[8] The peak current is limited to 25 times the corresponding maximum current.

[9] Per ground pin.

[10] Dependent on package type.

[11] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.



[12] Machine model: equivalent to discharging a 200 pF capacitor through a 0.75 μH coil and a 10 Ω series resistor.



## 8. Static characteristics



**Table 9. Static characteristics**

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>DD(1V8)</sub>	supply voltage (1.8 V)		<sup>[2]</sup> 1.65	1.8	1.95	V
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)		<sup>[3]</sup> 3.0	3.3	3.6	V
Standard port pins, RESET, RTCK, and DBGSEL						
I <sub>IL</sub>	LOW-state input current	V <sub>I</sub> = 0 V; no pull-up	-	-	3	μA
I <sub>IH</sub>	HIGH-state input current	V <sub>I</sub> = V <sub>DD(3V3)</sub> ; no pull-down	-	-	3	μA
I <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V, V <sub>O</sub> = V <sub>DD(3V3)</sub> ; no pull-up/down	-	-	3	μA
I <sub>latch</sub>	I/O latch-up current	−(0.5V <sub>DD(3V3)</sub> ) < V <sub>I</sub> < (1.5V <sub>DD(3V3)</sub> ); T <sub>j</sub> < 125 °C	100	-	-	mA
V <sub>I</sub>	input voltage		<sup>[4][5][6]</sup> 0	-	5.5	V
V <sub>O</sub>	output voltage	output active	0	-	V <sub>DD(3V3)</sub>	V
V <sub>IH</sub>	HIGH-state input voltage		2.0	-	-	V
V <sub>IL</sub>	LOW-state input voltage		-	-	0.8	V
V <sub>hys</sub>	hysteresis voltage		-	0.4	-	V
V <sub>OH</sub>	HIGH-state output voltage	I <sub>OH</sub> = −4 mA	<sup>[7]</sup> V <sub>DD(3V3)</sub> − 0.4	-	-	V
V <sub>OL</sub>	LOW-state output voltage	I <sub>OL</sub> = 4 mA	<sup>[7]</sup> -	-	0.4	V
I <sub>OH</sub>	HIGH-state output current	V <sub>OH</sub> = V <sub>DD(3V3)</sub> − 0.4 V	<sup>[7]</sup> −4	-	-	mA
I <sub>OL</sub>	LOW-state output current	V <sub>OL</sub> = 0.4 V	<sup>[7]</sup> 4	-	-	mA
I <sub>OHS</sub>	HIGH-state short-circuit output current	V <sub>OH</sub> = 0 V	<sup>[8]</sup> -	-	−45	mA
I <sub>OLS</sub>	LOW-state short-circuit output current	V <sub>OL</sub> = V <sub>DD(3V3)</sub>	<sup>[8]</sup> -	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V; applies to DBGSEL	<sup>[9]</sup> 20	50	100	μA
LPC2104/2105/2106 and LPC2104/2105/2106/00						
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V	<sup>[10]</sup> −25	−50	−65	μA
		V <sub>DD(3V3)</sub> < V <sub>I</sub> < 5 V	<sup>[9][10]</sup> 0	0	0	μA
LPC2104/2105/2106/01						
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V	<sup>[10]</sup> −15	−50	−85	μA
		V <sub>DD(3V3)</sub> < V <sub>I</sub> < 5 V	<sup>[9][10]</sup> 0	0	0	μA








**Table 10. Typical LPC2104/2105/2106/01 peripheral power consumption in Idle mode**  
Core voltage 1.8 V;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; all measurements in mA; PCLK = CCLK<sub>4</sub>

Peripheral	CCLK = 60 MHz
Timer 0	0.258
Timer 1	0.254
UART 0	0.494
UART 1	0.561

**Table 10.** Typical LPC2104/2105/2106/01 peripheral power consumption in Idle mode  
*...continued*

Peripheral	CCLK = 60 MHz
PWM0	0.511
I <sup>2</sup> C-bus	0.078
SPI	0.060
RTC	0.109
SSP	0.377

9.1 Timing



10. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2




Fig 13. Package outline SOT313-2 (LQFP48)

HVQFN48: plastic thermal enhanced very thin quad flat package; no leads;  
 48 terminals; body 7 x 7 x 0.85 mm

SOT619-1




Fig 14. Package outline SOT619-1 (HVQFN48)

## 12. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC2104_2105_2106_7	20080620	Product data sheet	-	LPC2104_2105_2106_6
Modifications: <ul style="list-style-type: none"> <li>• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>• Legal texts have been adapted to the new company name where appropriate.</li> <li>• <a href="#">Section 3 "Ordering information"</a>; corrected temperature range for LPC2104FBD48/00, LPC2105FBD48/00.</li> <li>• Parts LPC2104FBD48/01, LPC2105FBD48/01, LPC2106BBD48, LPC2106FBD48/01, and LPC2106FHN48/01 added.</li> <li>• Description of /01 features added.</li> <li>• LPC2104/2105/2106/01 power consumption measurements added.</li> <li>• Maximum frequency <math>f_{osc}</math> for external oscillator and external crystal updated.</li> <li>• <a href="#">Figure 12 "External clock timing (with an amplitude of at least <math>V_{i(RMS)} = 200\text{ mV}</math>)"</a> updated.</li> <li>• Condition for <math>I_{OHS}</math> and <math>I_{OLS}</math> updated in <a href="#">Table 9 "Static characteristics"</a>.</li> </ul>				
LPC2104_2105_2106_6	20060725	Product data sheet	-	LPC2104_2105_2106-05
LPC2104_2105_2106-05	20041222	Product data	-	LPC2104_2105_2106-04
LPC2104_2105_2106-04	20040205	Product data	-	LPC2104_2105_2106-03
LPC2104_2105_2106-03	20031007	Product data	-	LPC2104_2105_2106-02
LPC2104_2105_2106-02	20030611	Product data	-	LPC2104_2105_2106-01
LPC2104_2105_2106-01	20030425	Product data	-	-

## 13. Legal information

### 13.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 14. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)