



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I²C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2106bbd48-151">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2106bbd48-151</a>


- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software. Flash programming takes 1 ms per 512 B line. Single sector or full chip erase takes 400 ms.
- Vectored Interrupt Controller with configurable priorities and vector addresses.
- EmbeddedICE-RT interface enables breakpoints and watch points. Interrupt service routines can continue to execute whilst the foreground task is debugged with the on-chip RealMonitor software.
- Embedded Trace Macrocell enables non-intrusive high speed real-time tracing of instruction execution.
- Multiple serial interfaces including two UARTs (16C550), Fast I<sup>2</sup>C-bus (400 kbit/s), and SPI.
- Two 32-bit timers (7 capture/compare channels), PWM unit (6 outputs), Real Time Clock and Watchdog.
- Up to thirty-two 5 V tolerant general purpose I/O pins in a tiny LQFP48 (7 mm × 7 mm) package.
- 60 MHz maximum CPU clock available from programmable on-chip Phase-Locked Loop with settling time of 100 μs.
- The on-chip crystal oscillator should have an operating range of 1 MHz to 25 MHz.
- Two low power modes, Idle and Power-down.
- Processor wake-up from Power-down mode via external interrupt.
- Individual enable/disable of peripheral functions for power optimization.
- Dual power supply:
  - ◆ CPU operating voltage range of 1.65 V to 1.95 V (1.8 V ± 8.3 %).
  - ◆ I/O power supply range of 3.0 V to 3.6 V (3.3 V ± 10 %) with 5 V tolerant I/O pads.

### 3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC2104BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2104FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2104FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2105BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2105FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2105FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2106BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2106FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2

## 4. Block diagram



(1) Shared with GPIO.


(2) When test/debug interface is used, GPIO/other functions sharing these pins are not available.


(3) Available on LPC2104/2105/2106/01 only.

Fig 1. Block diagram

5. Pinning information

5.1 Pinning





Pin configuration is identical for LPC2106FHN48, LPC2106FHN48/00, and LPC2106FHN48/01.

Fig 3. Pin configuration (HVQFN48)

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0.11/CTS1/CAP1.1	36 <sup>[1]</sup>	I/O	<b>P0.11</b> — Port 0 bit 11.
		I	<b>CTS1</b> — Clear to Send input for UART 1.
		I	<b>CAP1.1</b> — Capture input for Timer 1, channel 1.
P0.12/DSR1/MAT1.0	37 <sup>[1]</sup>	I/O	<b>P0.12</b> — Port 0 bit 12.
		I	<b>DSR1</b> — Data Set Ready input for UART 1.
		O	<b>MAT1.0</b> — Match output for Timer 1, channel 0.
P0.13/DTR1/MAT1.1	41 <sup>[1]</sup>	I/O	<b>P0.13</b> — Port 0 bit 13.
		O	<b>DTR1</b> — Data Terminal Ready output for UART 1.
		O	<b>MAT1.1</b> — Match output for Timer 1, channel 1.
P0.14/DCD1/EINT1	44 <sup>[1]</sup>	I/O	<b>P0.14</b> — Port 0 bit 14.
		I	<b>DCD1</b> — Data Carrier Detect input for UART 1.
		I	<b>EINT1</b> — External interrupt 1 input.
P0.15/RI1/EINT2	45 <sup>[1]</sup>	I/O	<b>P0.15</b> — Port 0 bit 15.
		I	<b>RI1</b> — Ring Indicator input for UART 1.
		O	<b>EINT2</b> — External interrupt 2 input.
P0.16/EINT0/MAT0.2	46 <sup>[1]</sup>	I/O	<b>P0.16</b> — Port 0 bit 16.
		I	<b>EINT0</b> — External interrupt 0 input.
		O	<b>MAT0.2</b> — Match output for Timer 0, channel 2.
P0.17/CAP1.2/TRST	47 <sup>[1]</sup>	I/O	<b>P0.17</b> — Port 0 bit 17.
		I	<b>CAP1.2</b> — Capture input for Timer 1, channel 2.
		I	<b>TRST</b> — Test Reset for JTAG interface, primary JTAG pin group.
P0.18/CAP1.3/TMS	48 <sup>[1]</sup>	I/O	<b>P0.18</b> — Port 0 bit 18.
		I	<b>CAP1.3</b> — Capture input for Timer 1, channel 3.
		I	<b>TMS</b> — Test Mode Select for JTAG interface, primary JTAG pin group.
P0.19/MAT1.2/TCK	1 <sup>[1]</sup>	I/O	<b>P0.19</b> — Port 0 bit 19.
		O	<b>MAT1.2</b> — Match output for Timer 1, channel 2.
		I	<b>TCK</b> — Test Clock for JTAG interface, primary JTAG pin group.
P0.20/MAT1.3/TDI	2 <sup>[1]</sup>	I/O	<b>P0.20</b> — Port 0 bit 20.
		O	<b>MAT1.3</b> — Match output for Timer 1, channel 3.
		I	<b>TDI</b> — Test Data In for JTAG interface, primary JTAG pin group.
P0.21/PWM5/TDO	3 <sup>[1]</sup>	I/O	<b>P0.21</b> — Port 0 bit 21.
		O	<b>PWM5</b> — Pulse Width Modulator output 5.
		O	<b>TDO</b> — Test Data Out for JTAG interface, primary JTAG pin group.
P0.22/TRACECLK	32 <sup>[4]</sup>	I/O	<b>P0.22</b> — Port 0 bit 22.
		O	<b>TRACECLK</b> — Trace Clock. Standard I/O port with internal pull-up.
P0.23/PIPESTAT0	33 <sup>[4]</sup>	I/O	<b>P0.23</b> — Port 0 bit 23.
		O	<b>PIPESTAT0</b> — Pipeline Status, bit 0. Standard I/O port with internal pull-up.
P0.24/PIPESTAT1	34 <sup>[4]</sup>	I/O	<b>P0.24</b> — Port 0 bit 24.
		O	<b>PIPESTAT1</b> — Pipeline Status, bit 1. Standard I/O port with internal pull-up.
P0.25/PIPESTAT2	38 <sup>[4]</sup>	I/O	<b>P0.25</b> — Port 0 bit 25.
		O	<b>PIPESTAT2</b> — Pipeline Status, bit 2. Standard I/O port with internal pull-up.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0.26/TRACESYNC	39 <sup>[4]</sup>	I/O	<b>P0.26</b> — Port 0 bit 26.
		O	<b>TRACESYNC</b> — Trace Synchronization Standard I/O port with internal pull-up.
P0.27/TRACEPKT0/TRST	8 <sup>[4]</sup>	I/O	<b>P0.27</b> — Port 0 bit 27.
		O	<b>TRACEPKT0</b> — Trace Packet, bit 0. Standard I/O port with internal pull-up.
		I	<b>TRST</b> — Test Reset for JTAG interface, secondary JTAG pin group.
P0.28/TRACEPKT1/TMS	9 <sup>[4]</sup>	I/O	<b>P0.28</b> — Port 0 bit 28.
		O	<b>TRACEPKT1</b> — Trace Packet, bit 1. Standard I/O port with internal pull-up.
		I	<b>TMS</b> — Test Mode Select for JTAG interface, secondary JTAG pin group.
P0.29/TRACEPKT2/TCK	10 <sup>[4]</sup>	I/O	<b>P0.29</b> — Port 0 bit 29.
		O	<b>TRACEPKT2</b> — Trace Packet, bit 2. Standard I/O port with internal pull-up.
		I	<b>TCK</b> — Test Clock for JTAG interface, secondary JTAG pin group. This clock must be slower than 1/6 of the CPU clock (CCLK) for the JTAG interface to operate.
P0.30/TRACEPKT3/TDI	15 <sup>[4]</sup>	I/O	<b>P0.30</b> — Port 0 bit 30.
		O	<b>TRACEPKT3</b> — Trace Packet, bit 3. Standard I/O port with internal pull-up.
		I	<b>TDI</b> — Test Data In for JTAG interface, secondary JTAG pin group.
P0.31/EXTIN0/TDO	16 <sup>[4]</sup>	I/O	<b>P0.31</b> — Port 0 bit 31.
		I	<b>EXTIN0</b> — External Trigger Input. Standard I/O port with internal pull-up.
		O	<b>TDO</b> — Test Data out for JTAG interface, secondary JTAG pin group.
RTCK	26 <sup>[4]</sup>	I/O	Returned Test Clock output: Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Also used during debug mode entry to select primary or secondary JTAG pins with the 48-pin package. Bidirectional pin with internal pull-up.
DBGSEL	27	I	Debug Select: When LOW, the part operates normally. When HIGH, debug mode is entered. Input pin with internal pull-down.
RESET	6 <sup>[5]</sup>	I	external reset input; a LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
XTAL1	11	I	input to the oscillator circuit and internal clock generator circuits.
XTAL2	12	O	output from the oscillator amplifier.
V <sub>SS</sub>	7, 19, 31, 43	I	ground: 0 V reference.
V <sub>DD(1V8)</sub>	5	I	1.8 V core power supply; this is the power supply voltage for internal circuitry.
V <sub>DD(3V3)</sub>	17, 40	I	3.3 V pad power supply; this is the power supply voltage for the I/O ports.
n.c.	4, 20, 25, 42	-	not connected; these pins are not connected in the 48-pin package.

[1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.

[2] Open-drain 5 V tolerant digital I/O pad, compatible with I<sup>2</sup>C-bus 400 kHz specification. It requires external pull-up to provide an output functionality. Open-drain configuration applies to all functions on this pin.

[3] SSP interface available on LPC2104/2105/2106/01 only.

[4] 5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. The pull-up resistor's value ranges from 60 kΩ to 300 kΩ.

[5] 5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only.

## 6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the Interrupt Request (IRQ) inputs and categorizes them as FIQ, vectored IRQ, and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

Fast Interrupt reQuest (FIQ) has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are requesting, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

### 6.5.1 Interrupt sources

[Table 4](#) lists the interrupt sources for each peripheral function. Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

**Table 4. Interrupt sources**

Block	Flag(s)	VIC channel #
WDT	Watchdog Interrupt (WDINT)	0
-	Reserved for software interrupts only	1
ARM Core	EmbeddedICE, DbgCommRx	2
ARM Core	EmbeddedICE, DbgCommTx	3
Timer 0	Match 0 to 3 (MR0, MR1, MR2, MR3) Capture 0 to 2 (CR0, CR1, CR2)	4
Timer 1	Match 0 to 3 (MR0, MR1, MR2, MR3) Capture 0 to 3 (CR0, CR1, CR2, CR3)	5
UART 0	Rx Line Status (RLS) Transmit Holding Register empty (THRE) Rx Data Available (RDA) Character Time-out Indicator (CTI) Auto-Baud Time-Out (ABTO) <sup>[1]</sup> End of Auto-Baud (ABEO) <sup>[1]</sup>	6



Table 6. Pin function select register 0 (PINSEL0 - 0xE002 C000)

PINSEL0	Pin name	Value		Function	Value after reset
1:0	P0.0	0	0	GPIO Port 0.0	0
		0	1	TXD (UART 0)	
		1	0	PWM1	
3:2	P0.1	0	0	GPIO Port 0.1	0
		0	1	RXD (UART 0)	
		1	0	PWM3	
5:4	P0.2	0	0	GPIO Port 0.2	0
		0	1	SCL (I <sup>2</sup> C-bus)	
		1	0	Capture 0.0 (Timer 0)	
7:6	P0.3	0	0	GPIO Port 0.3	0
		0	1	SDA (I <sup>2</sup> C-bus)	
		1	0	Match 0.0 (Timer 0)	
9:8	P0.4	0	0	GPIO Port 0.4	0
		0	1	SCK (SPI/SSP)	
		1	0	Capture 0.1 (Timer 0)	
11:10	P0.5	0	0	GPIO Port 0.5	0
		0	1	MISO (SPI/SSP)	
		1	0	Match 0.1 (Timer 0)	
13:12	P0.6	0	0	GPIO Port 0.6	0
		0	1	MOSI (SPI/SSP)	
		1	0	Capture 0.2 (Timer 0)	
15:14	P0.7	0	0	GPIO Port 0.7	0
		0	1	SSEL (SPI/SSP)	
		1	0	PWM2	
17:16	P0.8	0	0	GPIO Port 0.8	0
		0	1	TXD (UART 1)	
		1	0	PWM4	
19:18	P0.9	0	0	GPIO Port 0.9	0
		0	1	RXD (UART 1)	
		1	0	PWM6	
21:20	P0.10	0	0	GPIO Port 0.10	0
		0	1	RTS (UART 1)	
		1	0	Capture 1.0 (Timer 1)	
23:22	P0.11	0	0	GPIO Port 0.11	0
		0	1	CTS (UART 1)	
		1	0	Capture 1.1 (Timer 1)	
25:24	P0.12	0	0	GPIO Port 0.12	0
		0	1	DSR (UART 1)	
		1	0	Match 1.0 (Timer 1)	

**Table 6. Pin function select register 0 (PINSEL0 - 0xE002 C000) ...continued**

PINSEL0	Pin name	Value		Function	Value after reset
27:26	P0.13	0	0	GPIO Port 0.13	0
		0	1	DTR (UART 1)	
		1	0	Match 1.1 (Timer 1)	
29:28	P0.14	0	0	GPIO Port 0.14	0
		0	1	DCD (UART 1)	
		1	0	EINT1	
31:30	P0.15	0	0	GPIO Port 0.15	0
		0	1	RI (UART 1)	
		1	0	EINT2	

## 6.8 Pin function select register 1 (PINSEL1 - 0xE002 C004)

The PINSEL1 register controls the functions of the pins as per the settings listed in [Table 7](#). The direction control bit in the IODIR register is effective only when the GPIO function is selected for a pin. For other functions direction is controlled automatically.

**Remark:** The primary JTAG port and the trace port can be selected only through the DBGSEL pin at reset (Debug mode). Function control for the pins P0[31:17] is effective only when the DBGSEL input is pulled LOW during reset.

**Table 7. Pin function select register 1 (PINSEL1 - 0xE002 C004)**

PINSEL1	Pin name	Value		Function	Value after reset
1:0	P0.16	0	0	GPIO Port 0.16	0
		0	1	EINT0	
		1	0	Match 0.2 (Timer 0)	
3:2	P0.17	0	0	GPIO Port 0.17	0
		0	1	Capture 1.2 (Timer 1)	
5:4	P0.18	0	0	GPIO Port 0.18	0
		0	1	Capture 1.3 (Timer 1)	
7:6	P0.19	0	0	GPIO Port 0.19	0
		0	1	Match 1.2 (Timer 1)	
9:8	P0.20	0	0	GPIO Port 0.20	0
		0	1	Match 1.3 (Timer 1)	
11:10	P0.21	0	0	GPIO Port 0.21	0
		0	1	PWM5	
13:12	P0.22	0	0	GPIO Port 0.22	0
15:14	P0.23	0	0	GPIO Port 0.23	0
17:16	P0.24	0	0	GPIO Port 0.24	0
19:18	P0.25	0	0	GPIO Port 0.25	0
21:20	P0.26	0	0	GPIO Port 0.26	0
23:22	P0.27	0	0	GPIO Port 0.27	0
		0	1	TRST	

Table 7. Pin function select register 1 (PINSEL1 - 0xE002 C004) ...continued

PINSEL1	Pin name	Value		Function	Value after reset
25:24	P0.28	0	0	GPIO Port 0.28	0
		0	1	TMS	
27:26	P0.29	0	0	GPIO Port 0.29	0
		0	1	TCK	
29:28	P0.30	0	0	GPIO Port 0.30	0
		0	1	TDI	
31:30	P0.31	0	0	GPIO Port 0.31	0
		0	1	TDO	

## 6.9 General purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

### 6.9.1 Features

- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

### 6.9.2 Features added with the Fast GPIO set of registers available on LPC2104/2105/2106/01 only

- Fast GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing, enabling port pin toggling up to 3.5 times faster than earlier LPC2000 devices.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All Fast GPIO registers are byte addressable.
- Entire port value can be written in one instruction.
- Ports are accessible via either the legacy group of registers (GPIOs) or the group of registers providing accelerated port access (Fast GPIOs).

## 6.10 UARTs

The LPC2104/2105/2106 each contain two UARTs. One UART provides a full modem control handshake interface, the other provides only transmit and receive data lines.

### 6.10.1 Features

- 16 byte Receive and Transmit FIFOs
- Register locations conform to 16C550 industry standard
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
- Built-in baud rate generator

- Standard modem interface signals included on UART 1.

### 6.10.2 UART features available in LPC2104/2105/2106/01 only

Compared to previous LPC2000 microcontrollers, UARTs in LPC2104/2105/2106/01 introduce a fractional baud rate generator for both UARTs, enabling these microcontrollers to achieve standard baud rates such as 115200 Bd with any crystal frequency above 2 MHz. In addition, auto-CTS/RTS flow-control functions are fully implemented in hardware.

- Fractional baud rate generator enables standard baud rates such as 115200 Bd to be achieved with any crystal frequency above 2 MHz.
- Autobauding.
- Auto-CTS/RTS flow-control fully implemented in hardware.

## 6.11 I<sup>2</sup>C-bus serial I/O controller

I<sup>2</sup>C is a bidirectional bus for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g. an LCD driver or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. I<sup>2</sup>C is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I<sup>2</sup>C-bus implemented in LPC2104/2105/2106 supports bit rate up to 400 kbit/s (Fast I<sup>2</sup>C-bus).

### 6.11.1 Features

- Standard I<sup>2</sup>C compliant bus interface.
- Easy to configure as Master, Slave or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus may be used for test and diagnostic purposes.

- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from  $(T_{cy(PCLK)} \times 256 \times 4)$  to  $(T_{cy(PCLK)} \times 2^{32} \times 4)$  in multiples of  $T_{cy(PCLK)} \times 4$ .

## 6.16 Real time clock

The Real Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

### 6.16.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra Low Power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Programmable Reference Clock Divider allows adjustment of the RTC to match various crystal frequencies.

## 6.17 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2104/2105/2106. The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specified timer values occur, based on seven match registers. It also includes four capture inputs to save the timer value when an input signal transitions, and optionally generate an interrupt when those events occur. The PWM function is in addition to these features, and is based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (MR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the MR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

processor clock rate. The second purpose of the APB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

## 6.19 Emulation and debugging

The LPC2104/2105/2106 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Each of these functions requires a trade-off of debugging features versus device pins. Because the LPC2104/2105/2106 are provided in a small package, there is no room for permanently assigned JTAG or Trace pins. An alternate JTAG port allows an option to debug functions assigned to the pins used by the primary JTAG port (see [Section 6.8](#)).

### 6.19.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic.

The JTAG clock (TCK) must be slower than  $\frac{1}{6}$  of the CPU clock (CCLK) for the JTAG interface to operate.

### 6.19.2 Embedded trace

Since the LPC2104/2105/2106 have significant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The Embedded Trace Macrocell (ETM) provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code cannot be traced because of this restriction.

**Table 9. Static characteristics ...continued** $T_{amb} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>Oscillator pins</b>						
$V_{i(XTAL1)}$	input voltage on pin XTAL1		0	-	1.8	V
$V_{o(XTAL2)}$	output voltage on pin XTAL2		0	-	1.8	V

[1] Typical ratings are not guaranteed. The values listed are at room temperature ( $+25^{\circ}\text{C}$ ), nominal supply voltages.

[2] Internal rail.

[3] External rail.

[4] Including voltage on outputs in 3-state mode.

[5]  $V_{DD(3V3)}$  supply voltages must be present.

[6] 3-state outputs go into 3-state mode when  $V_{DD(3V3)}$  is grounded.

[7] Accounts for 100 mV voltage drop in all supply lines.

[8] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[9] Minimum condition for  $V_I = 4.5\text{ V}$ , maximum condition for  $V_I = 5.5\text{ V}$ .


[10] Applies to P0[31:22].



[11] SPI is enabled and SSP is disabled in the PCONP register (see *LPC2104/2105/2106 user manual*).

[12] To  $V_{SS}$ .

## 8.1 Power consumption measurements for LPC2104/2105/2106/01


The power consumption measurements represent typical values for the given conditions. The peripherals were enabled through the PCONP register, but for these measurements the peripherals were not configured to run. Power measurements with all peripherals enabled were performed with the SPI enabled and the SSP disabled. Peripherals were disabled through the PCONP register. Refer to the *LPC2104/2105/2106 User Manual* for a description of the PCONP register.







9.1 Timing



10. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2




Fig 13. Package outline SOT313-2 (LQFP48)

## 11. Abbreviations

**Table 12. Abbreviations**

Acronym	Description
AMBA	Advanced Microcontroller Bus Architecture
APB	ARM Peripheral Bus
CPU	Central Processing Unit
DCC	Debug Communications Channel
FIFO	First In, First Out
GPIO	General Purpose Input/Output
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
SPI	Serial Peripheral Interface
SSI	Synchronous Serial Interface
SSP	Synchronous Serial Port
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter

## 13. Legal information

### 13.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 14. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 15. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	6.16.1	Features . . . . .	20
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	6.17	Pulse width modulator . . . . .	20
2.1	New features implemented in LPC2104/2105/2106/01 devices. . . . .	1	6.17.1	Features . . . . .	21
2.2	Key common features . . . . .	1	6.18	System control . . . . .	21
<b>3</b>	<b>Ordering information</b> . . . . .	<b>2</b>	6.18.1	Crystal oscillator. . . . .	21
3.1	Ordering options . . . . .	3	6.18.2	PLL . . . . .	21
<b>4</b>	<b>Block diagram</b> . . . . .	<b>4</b>	6.18.3	Reset and wake-up timer . . . . .	22
<b>5</b>	<b>Pinning information</b> . . . . .	<b>5</b>	6.18.4	Code security (Code Read Protection - CRP) . . . . .	22
5.1	Pinning . . . . .	5	6.18.5	External interrupt inputs . . . . .	23
5.2	Pin description . . . . .	7	6.18.6	Memory mapping control . . . . .	23
<b>6</b>	<b>Functional description</b> . . . . .	<b>10</b>	6.18.7	Power control . . . . .	23
6.1	Architectural overview. . . . .	10	6.18.8	APB . . . . .	23
6.2	On-chip flash program memory . . . . .	10	6.19	Emulation and debugging. . . . .	24
6.3	On-chip static RAM. . . . .	10	6.19.1	EmbeddedICE . . . . .	24
6.4	Memory map. . . . .	11	6.19.2	Embedded trace. . . . .	24
6.5	Interrupt controller . . . . .	12	6.19.3	RealMonitor . . . . .	25
6.5.1	Interrupt sources. . . . .	12	<b>7</b>	<b>Limiting values</b> . . . . .	<b>26</b>
6.6	Pin connect block . . . . .	13	<b>8</b>	<b>Static characteristics</b> . . . . .	<b>27</b>
6.7	Pin function select register 0 (PINSEL0 - 0xE002 C000). . . . .	13	8.1	Power consumption measurements for LPC2104/2105/2106/01 . . . . .	29
6.8	Pin function select register 1 (PINSEL1 - 0xE002 C004). . . . .	15	<b>9</b>	<b>Dynamic characteristics</b> . . . . .	<b>34</b>
6.9	General purpose parallel I/O. . . . .	16	9.1	Timing . . . . .	35
6.9.1	Features . . . . .	16	<b>10</b>	<b>Package outline</b> . . . . .	<b>36</b>
6.9.2	Features added with the Fast GPIO set of registers available on LPC2104/2105/2106/01 only . . . . .	16	<b>11</b>	<b>Abbreviations</b> . . . . .	<b>38</b>
6.10	UARTs . . . . .	16	<b>12</b>	<b>Revision history</b> . . . . .	<b>39</b>
6.10.1	Features . . . . .	16	<b>13</b>	<b>Legal information</b> . . . . .	<b>40</b>
6.10.2	UART features available in LPC2104/2105/2106/01 only . . . . .	17	13.1	Data sheet status . . . . .	40
6.11	I <sup>2</sup> C-bus serial I/O controller . . . . .	17	13.2	Definitions . . . . .	40
6.11.1	Features . . . . .	17	13.3	Disclaimers. . . . .	40
6.12	SPI serial I/O controller. . . . .	18	13.4	Trademarks . . . . .	40
6.12.1	Features . . . . .	18	<b>14</b>	<b>Contact information</b> . . . . .	<b>40</b>
6.12.2	Features available in LPC2104/2105/2106/01 only . . . . .	18	<b>15</b>	<b>Contents</b> . . . . .	<b>41</b>
6.13	SSP controller (LPC2104/2105/2106/01 only) . . . . .	18			
6.13.1	Features . . . . .	18			
6.14	General purpose timers . . . . .	18			
6.14.1	Features . . . . .	19			
6.14.2	Features available in LPC2104/2105/2106/01 only . . . . .	19			
6.15	Watchdog timer. . . . .	19			
6.15.1	Features . . . . .	19			
6.16	Real time clock . . . . .	20			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: <http://www.nxp.com>For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 20 June 2008

Document identifier: LPC2104\_2105\_2106\_7