

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64К х 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2106fbd48-151

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Single-chip 32-bit microcontrollers

- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software. Flash programming takes 1 ms per 512 B line. Single sector or full chip erase takes 400 ms.
- Vectored Interrupt Controller with configurable priorities and vector addresses.
- EmbeddedICE-RT interface enables breakpoints and watch points. Interrupt service routines can continue to execute whilst the foreground task is debugged with the on-chip RealMonitor software.
- Embedded Trace Macrocell enables non-intrusive high speed real-time tracing of instruction execution.
- Multiple serial interfaces including two UARTs (16C550), Fast I²C-bus (400 kbit/s), and SPI.
- Two 32-bit timers (7 capture/compare channels), PWM unit (6 outputs), Real Time Clock and Watchdog.
- Up to thirty-two 5 V tolerant general purpose I/O pins in a tiny LQFP48 (7 mm × 7 mm) package.
- 60 MHz maximum CPU clock available from programmable on-chip Phase-Locked Loop with settling time of 100 μs.
- The on-chip crystal oscillator should have an operating range of 1 MHz to 25 MHz.
- Two low power modes, Idle and Power-down.
- Processor wake-up from Power-down mode via external interrupt.
- Individual enable/disable of peripheral functions for power optimization.
- Dual power supply:
 - CPU operating voltage range of 1.65 V to 1.95 V (1.8 V \pm 8.3 %).
 - I/O power supply range of 3.0 V to 3.6 V (3.3 V \pm 10 %) with 5 V tolerant I/O pads.


3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC2104BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2104FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2104FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2105BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2
LPC2105FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2105FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2
LPC2106BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2106FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2

Single-chip 32-bit microcontrollers

4. Block diagram




(3) Available on LPC2104/2105/2106/01 only.

Fig 1. Block diagram

Single-chip 32-bit microcontrollers

5. Pinning information


5.1 Pinning



NXP Semiconductors

LPC2104/2105/2106

Single-chip 32-bit microcontrollers



5.2 Pin description

Symbol	Pin	Туре	Description
P0.0 to P0.31		I/O	Port 0: Port 0 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the Pin Connect Block.
P0.0/TXD0/PWM1	13 <mark>[1]</mark>	I/O	P0.0 — Port 0 bit 0.
		0	TXD0 — Transmitter output for UART 0.
		0	PWM1 — Pulse Width Modulator output 1.
P0.1/RXD0/PWM3	14 <mark>[1]</mark>	I/O	P0.1 — Port 0 bit 1.
		Ι	RXD0 — Receiver input for UART 0.
		0	PWM3 — Pulse Width Modulator output 3.
P0.2/SCL/CAP0.0	18 <mark>2</mark>	I/O	P0.2 — Port 0 bit 2. The output is open-drain.
		I/O	$SCL - I^2C$ -bus clock input/output. Open-drain output (for I^2C -bus compliance).
		Ι	CAP0.0 — Capture input for Timer 0, channel 0.
P0.3/SDA/MAT0.0	21[2]	I/O	P0.3 — Port 0 bit 3. The output is open-drain.
		I/O	SDA — I ² C-bus data input/output. Open-drain output (for I ² C-bus compliance).
		0	MAT0.0 — Match output for Timer 0, channel 0. The output is open-drain.
P0.4/SCK/CAP0.1	22 <mark>[1]</mark>	I/O	P0.4 — Port 0 bit 4.
		I/O	SCK — Serial clock for SPI/SSP ^[3] . Clock output from master or input to slave.
		I	CAP0.1 — Capture input for Timer 0, channel 1.
P0.5/MISO/MAT0.1	23 <mark>[1]</mark>	I/O	P0.5 — Port 0 bit 5.
		I/O	MISO — Master In Slave Out for SPI/SSP ^[3] . Data input to SPI/SSP master or data output from SPI/SSP slave.
		0	MAT0.1 — Match output for Timer 0, channel 1.
P0.6/MOSI/CAP0.2	24 <mark>[1]</mark>	I/O	P0.6 — Port 0 bit 6.
		I/O	MOSI — Master Out Slave In for SPI/SSP ^[3] . Data output from SPI/SSP master or data input to SPI/SSP slave.
		Ι	CAP0.2 — Capture input for Timer 0, channel 2.
P0.7/SSEL/PWM2	28 <mark>[1]</mark>	I/O	P0.7 — Port 0 bit 7.
		I	SSEL — Slave Select for SPI/SSP ^[3] . Selects the SPI/SSP interface as a slave.
		0	PWM2 — Pulse Width Modulator output 2.
P0.8/TXD1/PWM4	29 <mark>[1]</mark>	I/O	P0.8 — Port 0 bit 8.
		0	TXD1 — Transmitter output for UART 1.
		0	PWM4 — Pulse Width Modulator output 4.
P0.9/RXD1/PWM6	30 <mark>[1]</mark>	I/O	P0.9 — Port 0 bit 9.
		I	RXD1 — Receiver input for UART 1.
		0	PWM6 — Pulse Width Modulator output 6.
P0.10/RTS1/CAP1.0	35 <mark>[1]</mark>	I/O	P0.10 — Port 0 bit 10.
		0	RTS1 — Request to Send output for UART 1.
		I	CAP1.0 — Capture input for Timer 1, channel 0.

6. Functional description

6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set.
- A 16-bit Thumb set.

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

6.2 On-chip flash program memory

The LPC2104/2105/2106 incorporate a 128 kB flash memory system. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed In System via the serial port. The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field firmware upgrades, etc. When on-chip bootloader is used, 120 kB of flash memory is available for user code.

The LPC2104/2105/2106 flash memory provides a minimum of 100000 erase/write cycles and 20 years of data retention.

6.3 On-chip static RAM

On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8 bit, 16 bit, and 32 bit. The LPC2104/2105/2106 provide 16/32/64 kB of static RAM, respectively.

6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the Interrupt Request (IRQ) inputs and categorizes, them as FIQ, vectored IRQ, and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

Fast Interrupt reQuest (FIQ) has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are requesting, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

6.5.1 Interrupt sources

<u>Table 4</u> lists the interrupt sources for each peripheral function. Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

	the second s	
Block	Flag(s)	VIC channel #
WDT	Watchdog Interrupt (WDINT)	0
-	Reserved for software interrupts only	1
ARM Core	EmbeddedICE, DbgCommRx	2
ARM Core	EmbeddedICE, DbgCommTx	3
Timer 0	Match 0 to 3 (MR0, MR1, MR2, MR3)	4
	Capture 0 to 2 (CR0, CR1, CR2)	
Timer 1	Match 0 to 3 (MR0, MR1, MR2, MR3)	5
	Capture 0 to 3 (CR0, CR1, CR2, CR3)	
UART 0	Rx Line Status (RLS)	6
	Transmit Holding Register empty (THRE)	
	Rx Data Available (RDA)	
	Character Time-out Indicator (CTI)	
	Auto-Baud Time-Out (ABTO)[1]	
	End of Auto-Baud (ABEO) ^[1]	

Table 4. Interrupt sources

NXP Semiconductors

LPC2104/2105/2106

Single-chip 32-bit microcontrollers

P0.0	0	0	GPIO Port 0.0	0
	0	1	TXD (UART 0)	
	1	0	PWM1	
P0.1	0	0	GPIO Port 0.1	0
	0	1	RXD (UART 0)	
	1	0	PWM3	
P0.2	0	0	GPIO Port 0.2	0
	0	1	SCL (I ² C-bus)	
	1	0	Capture 0.0 (Timer 0)	
P0.3	0	0	GPIO Port 0.3	0
	0	1	SDA (I ² C-bus)	
	1	0	Match 0.0 (Timer 0)	
P0.4	0	0	GPIO Port 0.4	0
	0	1	SCK (SPI/SSP)	
	1	0	Capture 0.1 (Timer 0)	
P0.5	0	0	GPIO Port 0.5	0
	0	1	MISO (SPI/SSP)	
	1	0	Match 0.1 (Timer 0)	
P0.6	0	0	GPIO Port 0.6	0
	0	1	MOSI (SPI/SSP)	
	1	0	Capture 0.2 (Timer 0)	
P0.7	0	0	GPIO Port 0.7	0
	0	1	SSEL (SPI/SSP)	
	1	0	PWM2	
P0.8	0	0	GPIO Port 0.8	0
	0	1	TXD (UART 1)	
	1	0	PWM4	
P0.9	0	0	GPIO Port 0.9	0
	0	1	RXD (UART 1)	
	1	0	PWM6	
P0.10	0	0	GPIO Port 0.10	0
	0	1	RTS (UART 1)	
	1	0	Capture 1.0 (Timer 1)	
P0.11	0	0	GPIO Port 0.11	0
	0	1	CTS (UART 1)	
	1	0	Capture 1.1 (Timer 1)	
P0.12	0	0	GPIO Port 0.12	0
	0	1	DSR (UART 1)	
	P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P0.8 P0.8 P0.9 P0.10 P0.11	0 1 P0.1 0 0 1 P0.2 0 P0.3 0 P0.3 0 P0.4 0 P0.4 0 P0.5 0 P0.6 0 P0.7 0 P0.10 0 P0.11 0 P0.11 0 P0.11 0	0110P0.100110P0.200110P0.300110P0.400110P0.500110P0.600110P0.700110P0.700110P0.700110P0.700110P0.700110P0.1000110P0.110011001100110011001100110011001100110011001101010101010101010<	0 1 TXD (UART 0) 1 0 PWM1 P0.1 0 GPIO Port 0.1 0 1 RXD (UART 0) 1 0 PWM3 P0.2 0 GPIO Port 0.2 0 1 SCL (I ² C-bus) 1 0 Capture 0.0 (Timer 0) P0.3 0 GPIO Port 0.3 0 1 SDA (I ² C-bus) 1 0 GPIO Port 0.4 0 1 SDA (I ² C-bus) 1 0 GPIO Port 0.4 0 1 SCK (SPI/SSP) 1 0 Capture 0.1 (Timer 0) P0.4 0 GPIO Port 0.5 0 1 MISO (SPI/SSP) 1 0 GPIO Port 0.5 0 1 MISO (SPI/SSP) 1 0 Capture 0.2 (Timer 0) P0.6 0 GPIO Port 0.7 0 1 SSEL (SPI/SSP) 1 0 PWM2

Single-chip 32-bit microcontrollers

PINSEL1	Din nomo	Value		Eurotion	Value offer
PINSELT	Pin name	Value		Function	Value after reset
25:24	P0.28	0	0	GPIO Port 0.28	0
		0	1	TMS	
27:26	P0.29	0	0	GPIO Port 0.29	0
		0	1	TCK	
29:28	P0.30	0	0	GPIO Port 0.30	0
		0	1	TDI	
31:30	P0.31	0	0	GPIO Port 0.31	0
		0	1	TDO	

Table 7. Pin function select register 1 (PINSEL1 - 0xE002 C004) ...continued

6.9 General purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

6.9.1 Features

- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

6.9.2 Features added with the Fast GPIO set of registers available on LPC2104/2105/2106/01 only

- Fast GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing, enabling port pin toggling up to 3.5 times faster than earlier LPC2000 devices.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All Fast GPIO registers are byte addressable.
- Entire port value can be written in one instruction.
- Ports are accessible via either the legacy group of registers (GPIOs) or the group of registers providing accelerated port access (Fast GPIOs).

6.10 UARTs

The LPC2104/2105/2106 each contain two UARTs. One UART provides a full modem control handshake interface, the other provides only transmit and receive data lines.

6.10.1 Features

- 16 byte Receive and Transmit FIFOs
- Register locations conform to 16C550 industry standard
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
- Built-in baud rate generator

- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from (T_{cy(PCLK)} × 256 × 4) to (T_{cy(PCLK)} × 2³² × 4) in multiples of T_{cy(PCLK)} × 4.

6.16 Real time clock

The Real Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

6.16.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra Low Power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Programmable Reference Clock Divider allows adjustment of the RTC to match various crystal frequencies.

6.17 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2104/2105/2106. The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specified timer values occur, based on seven match registers. It also includes four capture inputs to save the timer value when an input signal transitions, and optionally generate an interrupt when those events occur. The PWM function is in addition to these features, and is based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (MR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the MR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs. With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

6.17.1 Features

- Seven match registers allow up to six single edge controlled or three double edge controlled PWM outputs, or a mix of both types.
- The match registers also allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single
 edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the
 output is a constant LOW. Double edge controlled PWM outputs can have either edge
 occur at any position within a cycle. This allows for both positive going and negative
 going pulses.
- Pulse period and width can be any number of timer counts. This allows complete flexibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.
- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must "release" new match values before they can become effective.
- May be used as a standard timer if the PWM mode is not enabled.
- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

6.18 System control

6.18.1 Crystal oscillator

The oscillator supports crystals in the range of 1 MHz to 25 MHz. The oscillator output frequency is called FOSC and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc. FOSC and CCLK are the same value unless the PLL is running and connected. Refer to Section 6.18.2 "PLL" for additional information.

6.18.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide

3. Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using P0[14] pin, too. It is up to the user's application to provide (if needed) a flash update mechanism using IAP calls or a call to reinvoke ISP command to enable flash update via UART 0.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

6.18.5 External interrupt inputs

The LPC2104/2105/2106 include three external interrupt inputs as selectable pin functions. The external interrupt inputs can optionally be used to wake up the processor from Power-down mode.

6.18.6 Memory mapping control

The Memory mapping control alters the mapping of the interrupt vectors that appear beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip flash memory, or to the on-chip static RAM. This allows code running in different memory spaces to have control of the interrupts.

6.18.7 Power control

The LPC2104/2105/2106 support two reduced power modes: Idle mode and Power-down mode. In Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero.

The power can be controlled for each peripheral individually allowing peripherals to be turned off if they are not needed in the application and resulting in additional power savings.

6.18.8 APB

The APB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The APB divider serves two purposes. The first is to provide peripherals with the desired PCLK via APB so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the APB may be slowed down to $\frac{1}{2}$ to $\frac{1}{4}$ of the processor clock rate. Because the APB must work properly at power-up (and its timing cannot be altered if it does not work since the APB divider control registers reside on the APB), the default condition at reset is for the APB to run at $\frac{1}{4}$ of the

Single-chip 32-bit microcontrollers

6.19.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC (Debug Communications Channel), which is present in the EmbeddedICE logic. The LPC2104/2105/2106 contain a specific configuration of RealMonitor software programmed into the on-chip flash memory.

7. Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DD(1V8)}	supply voltage (1.8 V)		[2]	-0.5	+2.5	V
V _{DD(3V3)}	supply voltage (3.3 V)		[3]	-0.5	+3.6	V
VI input voltage	5 V tolerant I/O pins	[4][5]	-0.5	+6.0	V	
		other I/O pins	[4][6]	-0.5	$V_{DD(3V3)} + 0.5$	V
I _{DD}	supply current		[7][8]	-	100	mA
I _{SS}	ground current		[8][9]	-	100	mA
T _{stg}	storage temperature		[10]	-65	+150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V _{esd}	electrostatic discharge voltage	human body model	[11]			
		all pins		-2000	+2000	V
		machine model	[12]			
		all pins		-200	+200	V

[1] The following applies to <u>Table 8</u>:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Internal rail.

[3] External rail.

- [4] Including voltage on outputs in 3-state mode.
- [5] Only valid when the V_{DD(3V3)} supply voltage is present.
- [6] Not to exceed 4.6 V.
- [7] Per supply pin.
- [8] The peak current is limited to 25 times the corresponding maximum current.
- [9] Per ground pin.
- [10] Dependent on package type.
- [11] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.
- [12] Machine model: equivalent to discharging a 200 pF capacitor through a 0.75 μ H coil and a 10 Ω series resistor.

8. Static characteristics

Table 9.Static characteristics

 $T_{amb} = 0 \circ C$ to +70 $\circ C$ for commercial applications, unless otherwise specified.


Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Unit
V _{DD(1V8)}	supply voltage (1.8 V)		[2]	1.65	1.8	1.95	V
V _{DD(3V3)}	supply voltage (3.3 V)		[3]	3.0	3.3	3.6	V
Standard	port pins, RESET, RTCK, a	nd DBGSEL					
IIL	LOW-state input current	$V_I = 0 V$; no pull-up		-	-	3	μΑ
I _{IH}	HIGH-state input current	$V_I = V_{DD(3V3)}$; no pull-down		-	-	3	μΑ
I _{OZ}	OFF-state output current	$V_O = 0 V$, $V_O = V_{DD(3V3)}$; no pull-up/down		-	-	3	μΑ
I _{latch}	I/O latch-up current	–(0.5V _{DD(3V3)}) < V _I < (1.5V _{DD(3V3)}); T _j < 125 °C		100	-	-	mA
VI	input voltage		[4][5] [6]	0	-	5.5	V
Vo	output voltage	output active		0	-	V _{DD(3V3)}	V
V _{IH}	HIGH-state input voltage			2.0	-	-	V
V _{IL}	LOW-state input voltage			-	-	0.8	V
V _{hys}	hysteresis voltage			-	0.4	-	V
V _{OH}	HIGH-state output voltage	$I_{OH} = -4 \text{ mA}$	[7]	$V_{DD(3V3)} - 0.4$	-	-	V
V _{OL}	LOW-state output voltage	$I_{OL} = 4 \text{ mA}$	[7]	-	-	0.4	V
I _{OH}	HIGH-state output current	$V_{OH} = V_{DD(3V3)} - 0.4 V$	[7]	-4	-	-	mA
I _{OL}	LOW-state output current	$V_{OL} = 0.4 V$	[7]	4	-	-	mA
I _{OHS}	HIGH-state short-circuit output current	V _{OH} = 0 V	<u>[8]</u>	-	-	-45	mA
I _{OLS}	LOW-state short-circuit output current	$V_{OL} = V_{DD(3V3)}$	[8]	-	-	50	mA
I _{pd}	pull-down current	V _I = 5 V; applies to DBGSEL	[9]	20	50	100	μA
LPC2104	/2105/2106 and LPC2104/21	05/2106/00					
I _{pu}	pull-up current	$V_{I} = 0 V$	[10]	-25	-50	-65	μΑ
		$V_{DD(3V3)} < V_{I} < 5 V$	<u>[9][10]</u>	0	0	0	μΑ
LPC2104	/2105/2106/01						
I _{pu}	pull-up current	$V_{I} = 0 V$	[10]	–15	-50	-85	μΑ
		$V_{DD(3V3)} < V_{I} < 5 V$	<u>[9][10]</u>	0	0	0	μΑ

Single-chip 32-bit microcontrollers


Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Uni
LPC2104	/2105/2106 and LPC2104/210	05/2106/00 power consumpt	ion			
I _{DD(act)}	active mode supply current	$V_{DD(1V8)} = 1.8 V;$ CCLK = 60 MHz; T _{amb} = 25 °C; code	-	35	-	mA
		while(1){}				
		executed from flash; all peripherals enabled via PCONP register but not configured to run				
I _{DD(pd)}	Power-down mode supply current	$V_{DD(1V8)} = 1.8 V;$ $T_{amb} = 25 °C,$	-	10	-	μA
		V _{DD(1V8)} = 1.8 V; T _{amb} = 85 °C	-	50	500	μA
LPC2104	/2105/2106/01 power consur	nption				
I _{DD(act)} active mode supply current	$V_{DD(1V8)} = 1.8 V;$ CCLK = 60 MHz; $T_{amb} = 25 °C; code$	-	40	-	mA	
	while(1) { } executed from flash; all peripherals enabled via PCONP register but not configured to run ^[11]					
I _{DD(idle)}	Idle mode supply current	$V_{DD(1V8)} = 1.8 V;$ CCLK = 60 MHz; $T_{amb} = 25 °C;$ executed from flash; all peripherals enabled via PCONP register but not configured to run ^[11]	-	7	-	mA
I _{DD(pd)}	Power-down mode supply current	$V_{DD(1V8)} = 1.8 V;$ $T_{amb} = 25 °C,$	-	10	-	μA
		$V_{DD(1V8)} = 1.8 V;$ $T_{amb} = 85 °C$	-	-	300	μA
l ² C-bus p	ins					
VIH	HIGH-state input voltage		0.7V _{DD(3V3)}	-	-	V
V _{IL}	LOW-state input voltage		-	-	0.3V _{DD(3V3)}	V
V _{hys}	hysteresis voltage		-	0.5V _{DD(3V3)}	-	V
V _{OL}	LOW-state output voltage	I _{OLS} = 3 mA	[7] _	-	0.4	V
ILI	input leakage current	$V_{I} = V_{DD(3V3)}$	[12] _	2	4	μΑ
		V ₁ = 5 V	-	10	22	μΑ

Table 9. Static characteristics ... continued

Single-chip 32-bit microcontrollers







12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
LPC2104_2105_2106_7	20080620	Product data sheet	-	LPC2104_2105_2106_6	
Modifications:		of this data sheet has bee of NXP Semiconductors.	n redesigned to compl	y with the new identity	
	 Legal texts have been adapted to the new company name where appropriate. 				
	 <u>Section 3 "Ordering information"</u>; corrected temperature range for LPC2104FBD48/00 LPC2105FBD48/00. 				
		2104FBD48/01, LPC2105F 06FHN48/01 added.	BD48/01, LPC2106BE	BD48, LPC2106FBD48/01,	
	 Description 	of /01 features added.			
	 LPC2104/2105/2106/01 power consumption measurements added. 				
	 Maximum frequency for external oscillator and external crystal updated. 				
	 Figure 12 "External clock timing (with an amplitude of at least V_{i(RMS)} = 200 mV)" 				
	updated.			<u> </u>	
	 Condition feature 	or I _{OHS} and I _{OLS} updated in	Table 9 "Static charac	cteristics".	
LPC2104_2105_2106_6	20060725	Product data sheet	-	LPC2104_2105_2106-0	
LPC2104_2105_2106-05	20041222	Product data	-	LPC2104_2105_2106-0	
LPC2104_2105_2106-04	20040205	Product data	-	LPC2104_2105_2106-0	
LPC2104_2105_2106-03	20031007	Product data	-	LPC2104_2105_2106-0	
LPC2104_2105_2106-02	20030611	Product data	-	LPC2104_2105_2106-0	
LPC2104_2105_2106-01	20030425	Product data	_	-	

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

14. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Single-chip 32-bit microcontrollers

15. Contents

1	General description 1
2	Features 1
2.1	New features implemented in LPC2104/2105/2106/01 devices
2.2	Key common features
3	Ordering information 2
3.1	Ordering options
4	Block diagram 4
5	Pinning information 5
5.1	Pinning
5.2	Pin description 7
6	Functional description
6.1	Architectural overview
6.2	On-chip flash program memory
6.3	On-chip static RAM 10
6.4	Memory map 11
6.5	Interrupt controller 12
6.5.1	Interrupt sources
6.6	Pin connect block 13
6.7	Pin function select register 0 (PINSEL0 -
	0xE002 C000) 13
6.8	Pin function select register 1 (PINSEL1 -
	0xE002 C004) 15
6.9	General purpose parallel I/O 16
6.9.1	Features
6.9.2	Features added with the Fast GPIO set of
	registers available on LPC2104/2105/2106/01
	only
6.10	UARTs 16
6.10.1	Features
6.10.2	UART features available in
	LPC2104/2105/2106/01 only 17
6.11	I ² C-bus serial I/O controller 17
6.11.1	Features
6.12	SPI serial I/O controller
6.12.1	Features
6.12.2	Features available in LPC2104/2105/2106/01
	only
6.13	SSP controller (LPC2104/2015/2106/01 only) 18
6.13.1	Features
6.14	General purpose timers 18
6.14.1	Features
6.14.2	Features available in LPC2104/2105/2106/01
• • =	only
6.15	Watchdog timer
6.15.1	Features
6.16	Real time clock 20

6.16.1	Features	20
6.17	Pulse width modulator	20
6.17.1	Features	21
6.18	System control	21
6.18.1	Crystal oscillator	21
6.18.2	PLL	21
6.18.3	Reset and wake-up timer	22
6.18.4	Code security (Code Read Protection - CRP)	22
6.18.5	External interrupt inputs	23
6.18.6	Memory mapping control	23
6.18.7	Power control	23
6.18.8	APB	23
6.19	Emulation and debugging.	24
6.19.1	EmbeddedICE	24
6.19.2	Embedded trace	24
6.19.3	RealMonitor	25
7	Limiting values	26
8	Static characteristics	27
8.1	Power consumption measurements for	
	LPC2104/2105/2106/01	29
9	Dynamic characteristics	34
9.1	Timing	35
10	Package outline	36
11	Abbreviations	38
12	Revision history	39
13	Legal information	40
13.1	Data sheet status	40
13.2	Definitions	40
13.3	Disclaimers	40
13.4	Trademarks	40
14	Contact information	40
15	Contents	41

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 June 2008 Document identifier: LPC2104_2105_2106_7

