



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K × 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2106fhn48-01-55

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Single-chip 32-bit microcontrollers

- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software. Flash programming takes 1 ms per 512 B line. Single sector or full chip erase takes 400 ms.
- Vectored Interrupt Controller with configurable priorities and vector addresses.
- EmbeddedICE-RT interface enables breakpoints and watch points. Interrupt service routines can continue to execute whilst the foreground task is debugged with the on-chip RealMonitor software.
- Embedded Trace Macrocell enables non-intrusive high speed real-time tracing of instruction execution.
- Multiple serial interfaces including two UARTs (16C550), Fast I²C-bus (400 kbit/s), and SPI.
- Two 32-bit timers (7 capture/compare channels), PWM unit (6 outputs), Real Time Clock and Watchdog.
- Up to thirty-two 5 V tolerant general purpose I/O pins in a tiny LQFP48 (7 mm × 7 mm) package.
- 60 MHz maximum CPU clock available from programmable on-chip Phase-Locked Loop with settling time of 100 μs.
- The on-chip crystal oscillator should have an operating range of 1 MHz to 25 MHz.
- Two low power modes, Idle and Power-down.
- Processor wake-up from Power-down mode via external interrupt.
- Individual enable/disable of peripheral functions for power optimization.
- Dual power supply:
 - CPU operating voltage range of 1.65 V to 1.95 V (1.8 V \pm 8.3 %).
 - I/O power supply range of 3.0 V to 3.6 V (3.3 V \pm 10 %) with 5 V tolerant I/O pads.

3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC2104BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2104FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2104FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2105BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2105FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2105FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2
LPC2106BBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC2106FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2

Single-chip 32-bit microcontrollers

Table 1. Ordering information ...continued

Type number	Package					
	Name	Description	Version			
LPC2106FBD48/00	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2			
LPC2106FBD48/01	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2			
LPC2106FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7 \times 7 \times 0.85$ mm	SOT619-1			
LPC2106FHN48/00	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7 \times 7 \times 0.85$ mm	SOT619-1			
LPC2106FHN48/01	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7 \times 7 \times 0.85$ mm	SOT619-1			

3.1 Ordering options

Table 2.Ordering options

Type number	Flash memory	RAM	Temperature range
LPC2104BBD48	128 kB	16 kB	0 °C to +70 °C
LPC2104FBD48/00	128 kB	16 kB	–40 °C to +85 °C
LPC2104FBD48/01	128 kB	16 kB	–40 °C to +85 °C
LPC2105BBD48	128 kB	32 kB	0 °C to +70 °C
LPC2105FBD48/00	128 kB	32 kB	–40 °C to +85 °C
LPC2105FBD48/01	128 kB	32 kB	–40 °C to +85 °C
LPC2106BBD48	128 kB	64 kB	0 °C to +70 °C
LPC2106FBD48	128 kB	64 kB	–40 °C to +85 °C
LPC2106FBD48/00	128 kB	64 kB	–40 °C to +85 °C
LPC2106FBD48/01	128 kB	64 kB	–40 °C to +85 °C
LPC2106FHN48	128 kB	64 kB	–40 °C to +85 °C
LPC2106FHN48/00	128 kB	64 kB	–40 °C to +85 °C
LPC2106FHN48/01	128 kB	64 kB	–40 °C to +85 °C


5.2 Pin description

Symbol	Pin	Туре	Description		
P0.0 to P0.31		I/O	Port 0: Port 0 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the Pin Connect Block.		
P0.0/TXD0/PWM1	13 <mark>[1]</mark>	I/O	P0.0 — Port 0 bit 0.		
		0	TXD0 — Transmitter output for UART 0.		
		0	PWM1 — Pulse Width Modulator output 1.		
P0.1/RXD0/PWM3	14 <mark>[1]</mark>	I/O	P0.1 — Port 0 bit 1.		
		Ι	RXD0 — Receiver input for UART 0.		
		0	PWM3 — Pulse Width Modulator output 3.		
P0.2/SCL/CAP0.0	18 <mark>2</mark>	I/O	P0.2 — Port 0 bit 2. The output is open-drain.		
		I/O	$SCL - I^2C$ -bus clock input/output. Open-drain output (for I^2C -bus compliance).		
		Ι	CAP0.0 — Capture input for Timer 0, channel 0.		
P0.3/SDA/MAT0.0	21[2]	I/O	P0.3 — Port 0 bit 3. The output is open-drain.		
		I/O	SDA — I ² C-bus data input/output. Open-drain output (for I ² C-bus compliance).		
		0	MAT0.0 — Match output for Timer 0, channel 0. The output is open-drain.		
P0.4/SCK/CAP0.1	22 <mark>1]</mark>	I/O	P0.4 — Port 0 bit 4.		
		I/O	SCK — Serial clock for SPI/SSP ^[3] . Clock output from master or input to slave.		
		I	CAP0.1 — Capture input for Timer 0, channel 1.		
P0.5/MISO/MAT0.1	23 <mark>[1]</mark>	I/O	P0.5 — Port 0 bit 5.		
		I/O	MISO — Master In Slave Out for SPI/SSP ^[3] . Data input to SPI/SSP master or data output from SPI/SSP slave.		
		0	MAT0.1 — Match output for Timer 0, channel 1.		
P0.6/MOSI/CAP0.2	24 <mark>[1]</mark>	I/O	P0.6 — Port 0 bit 6.		
				I/O	MOSI — Master Out Slave In for SPI/SSP ^[3] . Data output from SPI/SSP master or data input to SPI/SSP slave.
		Ι	CAP0.2 — Capture input for Timer 0, channel 2.		
P0.7/SSEL/PWM2	28 <mark>[1]</mark>	I/O	P0.7 — Port 0 bit 7.		
		I	SSEL — Slave Select for SPI/SSP ^[3] . Selects the SPI/SSP interface as a slave.		
		0	PWM2 — Pulse Width Modulator output 2.		
P0.8/TXD1/PWM4	29 <mark>[1]</mark>	I/O	P0.8 — Port 0 bit 8.		
		0	TXD1 — Transmitter output for UART 1.		
		0	PWM4 — Pulse Width Modulator output 4.		
P0.9/RXD1/PWM6	30 <mark>[1]</mark>	I/O	P0.9 — Port 0 bit 9.		
		Ι	RXD1 — Receiver input for UART 1.		
		0	PWM6 — Pulse Width Modulator output 6.		
P0.10/RTS1/CAP1.0	35 <mark>[1]</mark>	I/O	P0.10 — Port 0 bit 10.		
		0	RTS1 — Request to Send output for UART 1.		
		I	CAP1.0 — Capture input for Timer 1, channel 0.		

6.4 Memory map

The LPC2104/2105/2106 memory maps incorporate several distinct regions, as shown in the following figures.

In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either flash memory (the default) or on-chip static RAM. This is described in <u>Section 6.18</u> "System control".



6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the Interrupt Request (IRQ) inputs and categorizes, them as FIQ, vectored IRQ, and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

Fast Interrupt reQuest (FIQ) has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are requesting, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

6.5.1 Interrupt sources

<u>Table 4</u> lists the interrupt sources for each peripheral function. Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

	the second s	
Block	Flag(s)	VIC channel #
WDT	Watchdog Interrupt (WDINT)	0
-	Reserved for software interrupts only	1
ARM Core	EmbeddedICE, DbgCommRx	2
ARM Core	EmbeddedICE, DbgCommTx	3
Timer 0	Match 0 to 3 (MR0, MR1, MR2, MR3)	4
	Capture 0 to 2 (CR0, CR1, CR2)	
Timer 1	Match 0 to 3 (MR0, MR1, MR2, MR3)	5
	Capture 0 to 3 (CR0, CR1, CR2, CR3)	
UART 0	Rx Line Status (RLS)	6
	Transmit Holding Register empty (THRE)	
	Rx Data Available (RDA)	
	Character Time-out Indicator (CTI)	
	Auto-Baud Time-Out (ABTO)[1]	
	End of Auto-Baud (ABEO) ^[1]	

Table 4. Interrupt sources

Single-chip 32-bit microcontrollers

Table 4. Inter	rupt sourcescontinued			
Block	Flag(s)	VIC channel #		
UART 1	Rx Line Status (RLS)	7		
	Transmit Holding Register empty (THRE)			
	Rx Data Available (RDA)			
	Character Time-out Indicator (CTI)			
	Modem Status Interrupt (MSI)			
	Auto-Baud Time-Out (ABTO) ^[1]			
	End of Auto-Baud (ABEO) ^[1]			
PWM0	Match 0 to 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)	8		
I ² C-bus	SI (state change)	9		
SPI and SSP[1]	SPIF, MODF (SPI)	10		
	TXRIS, RXRIS, RTRIS, RORRIS (SSP)[1]			
-	reserved	11		
PLL	PLL Lock (PLOCK)			
RTC	RTCCIF (Counter Increment), RTCALF (Alarm)			
System Control	External Interrupt 0 (EINT0)	14		
System Control	External Interrupt 1 (EINT1)	15		
System Control	External Interrupt 2 (EINT2)	16		
,				

[1] Available on LPC2104/2105/2106/01 only.

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

The Pin Control Module contains two registers as shown in Table 5.

Table 5. Pin control module registers					
Address	Name	Description	Access		
0xE002 C000	PINSEL0	Pin function select register 0	Read/Write		
0xE002 C004	PINSEL1	Pin function select register 1	Read/Write		

6.7 Pin function select register 0 (PINSEL0 - 0xE002 C000)

The PINSEL0 register controls the functions of the pins as per the settings listed in Table 6. The direction control bit in the IODIR register is effective only when the GPIO function is selected for a pin. For other functions, direction is controlled automatically. Settings other than those shown in Table 6 are reserved, and should not be used

NXP Semiconductors

LPC2104/2105/2106

Single-chip 32-bit microcontrollers

P0.0	0	0	GPIO Port 0.0	0
	0	1	TXD (UART 0)	
	1	0	PWM1	
P0.1	0	0	GPIO Port 0.1	0
	0	1	RXD (UART 0)	
	1	0	PWM3	
P0.2	0	0	GPIO Port 0.2	0
	0	1	SCL (I ² C-bus)	
	1	0	Capture 0.0 (Timer 0)	
P0.3	0	0	GPIO Port 0.3	0
	0	1	SDA (I ² C-bus)	
	1	0	Match 0.0 (Timer 0)	
P0.4	0	0	GPIO Port 0.4	0
	0	1	SCK (SPI/SSP)	
	1	0	Capture 0.1 (Timer 0)	
P0.5	0	0	GPIO Port 0.5	0
	0	1	MISO (SPI/SSP)	
	1	0	Match 0.1 (Timer 0)	
P0.6	0	0	GPIO Port 0.6	0
	0	1	MOSI (SPI/SSP)	
	1	0	Capture 0.2 (Timer 0)	
P0.7	0	0	GPIO Port 0.7	0
	0	1	SSEL (SPI/SSP)	
	1	0	PWM2	
P0.8	0	0	GPIO Port 0.8	0
	0	1	TXD (UART 1)	
	1	0	PWM4	
P0.9	0	0	GPIO Port 0.9	0
	0	1	RXD (UART 1)	
	1	0	PWM6	
P0.10	0	0	GPIO Port 0.10	0
	0	1	RTS (UART 1)	
	1	0	Capture 1.0 (Timer 1)	
P0.11	0	0	GPIO Port 0.11	0
	0	1	CTS (UART 1)	
	1	0	Capture 1.1 (Timer 1)	
P0.12	0	0	GPIO Port 0.12	0
	0	1	DSR (UART 1)	
	P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P0.8 P0.8 P0.9 P0.10 P0.11	0 1 P0.1 0 0 1 P0.2 0 P0.3 0 P0.3 0 P0.4 0 P0.4 0 P0.5 0 P0.6 0 P0.7 0 P0.10 0 P0.11 0 P0.11 0 P0.11 0	0110P0.100110P0.200110P0.300110P0.400110P0.500110P0.600110P0.700110P0.700110P0.700110P0.700110P0.700110P0.1000110P0.110011001100110011001100110011001100110011001101010101010101010<	0 1 TXD (UART 0) 1 0 PWM1 P0.1 0 GPIO Port 0.1 0 1 RXD (UART 0) 1 0 PWM3 P0.2 0 GPIO Port 0.2 0 1 SCL (I ² C-bus) 1 0 Capture 0.0 (Timer 0) P0.3 0 GPIO Port 0.3 0 1 SDA (I ² C-bus) 1 0 GPIO Port 0.4 0 1 SDA (I ² C-bus) 1 0 GPIO Port 0.4 0 1 SCK (SPI/SSP) 1 0 GPIO Port 0.5 0 1 SCK (SPI/SSP) 1 0 GPIO Port 0.5 0 1 MISO (SPI/SSP) 1 0 GPIO Port 0.5 0 1 MISO (SPI/SSP) 1 0 GPIO Port 0.7 0 1 SSEL (SPI/SSP) 1 0 GPIO Port 0.8

6.14.1 Features

- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
- Up to four (Timer 1) and three (Timer 0) 32-bit capture channels, that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four (Timer 1) and three (Timer 0) external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

6.14.2 Features available in LPC2104/2105/2106/01 only

The LPC2104/2105/2106/01 can count external events on one of the capture inputs if the external pulse lasts at least one half of the period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs or used as external interrupts.

- Timer can count cycles of either the peripheral clock (PCLK) or an externally supplied clock.
- When counting cycles of an externally supplied clock, only one of the timer's capture inputs can be selected as the timer's clock. The rate of such a clock is limited to ^{PCLK}/₄. Duration of HIGH/LOW levels on the selected CAP input cannot be shorter than ¹/_(2PCLK).

6.15 Watchdog timer

The purpose of the Watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the Watchdog will generate a system reset if the user program fails to 'feed' (or reload) the Watchdog within a predetermined amount of time.

6.15.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.

by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip Reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

6.18.3 Reset and wake-up timer

Reset has two sources on the LPC2104/2105/2106: the RESET pin and Watchdog Reset. The RESET pin is a Schmitt trigger input pin with an additional glitch filter. Assertion of chip Reset by any source starts the wake-up timer (see wake-up timer description below), causing the internal chip reset to remain asserted until the external Reset is de-asserted, the oscillator is running, a fixed number of clocks have passed, and the on-chip flash controller has completed its initialization.

When the internal Reset is removed, the processor begins executing at address 0, which is the Reset vector. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

The wake-up timer ensures that the oscillator and other analog functions required for chip operation are fully functional before the processor is allowed to execute instructions. This is important at power on, all types of Reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down mode, any wake-up of the processor from Power-down mode makes use of the wake-up timer.

The wake-up timer monitors the crystal oscillator as the means of checking whether it is safe to begin code execution. When power is applied to the chip, or some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic. The amount of time depends on many factors, including the rate of V_{DD} ramp (in the case of power on), the type of crystal and its electrical characteristics (if a quartz crystal is used), as well as any other external circuitry (e.g. capacitors), and the characteristics of the oscillator itself under the existing ambient conditions.

6.18.4 Code security (Code Read Protection - CRP)

This feature of the LPC2104/2105/2106/01 allows the user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of the Code Read Protection:

- CRP1 disables access to the chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- CRP2 disables access to the chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.

7. Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DD(1V8)}	supply voltage (1.8 V)		[2]	-0.5	+2.5	V
V _{DD(3V3)}	supply voltage (3.3 V)		[3]	-0.5	+3.6	V
VI	input voltage	5 V tolerant I/O pins	[4][5]	-0.5	+6.0	V
		other I/O pins	[4][6]	-0.5	$V_{DD(3V3)} + 0.5$	V
I _{DD}	supply current		[7][8]	-	100	mA
I _{SS}	ground current		[8][9]	-	100	mA
T _{stg}	storage temperature		[10]	-65	+150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V _{esd}	electrostatic discharge voltage	human body model	[11]			
		all pins		-2000	+2000	V
		machine model	[12]			
		all pins		-200	+200	V

[1] The following applies to <u>Table 8</u>:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Internal rail.

[3] External rail.

- [4] Including voltage on outputs in 3-state mode.
- [5] Only valid when the V_{DD(3V3)} supply voltage is present.
- [6] Not to exceed 4.6 V.
- [7] Per supply pin.
- [8] The peak current is limited to 25 times the corresponding maximum current.
- [9] Per ground pin.
- [10] Dependent on package type.
- [11] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.
- [12] Machine model: equivalent to discharging a 200 pF capacitor through a 0.75 μ H coil and a 10 Ω series resistor.

$T_{amb} = 0 \circ C$ to +70 $\circ C$ for commercial applications, unless otherwise specified.						
Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
Oscillato	r pins					
V _{i(XTAL1)}	input voltage on pin XTAL1		0	-	1.8	V
V _{o(XTAL2)}	output voltage on pin XTAL2		0	-	1.8	V

Static characteristics ... continued Table 9.

Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), nominal supply voltages. [1]

[2] Internal rail.

External rail. [3]

[4] Including voltage on outputs in 3-state mode.

- V_{DD(3V3)} supply voltages must be present. [5]
- [6] 3-state outputs go into 3-state mode when V_{DD(3V3)} is grounded.
- [7] Accounts for 100 mV voltage drop in all supply lines.
- [8] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [9] Minimum condition for $V_1 = 4.5$ V, maximum condition for $V_1 = 5.5$ V.


[10] Applies to P0[31:22].

[11] SPI is enabled and SSP is disabled in the PCONP register (see LPC2104/2105/2106 user manual).


[12] To V_{SS}.

8.1 Power consumption measurements for LPC2104/2105/2106/01


The power consumption measurements represent typical values for the given conditions. The peripherals were enabled through the PCONP register, but for these measurements the peripherals were not configured to run. Power measurements with all peripherals enabled were performed with the SPI enabled and the SSP disabled. Peripherals were disabled through the PCONP register. Refer to the LPC2104/2105/2106 User Manual for a description of the PCONP register.




Single-chip 32-bit microcontrollers







Single-chip 32-bit microcontrollers








Table 10. Typical LPC2104/2105/2106/01 peripheral power consumption in Idle mode Core voltage 1.8 V; $T_{amb} = 25 \degree C$; all measurements in mA; PCLK = $^{CCLK}/_4$

Peripheral	CCLK = 60 MHz
Timer 0	0.258
Timer 1	0.254
UART 0	0.494
UART 1	0.561

9. Dynamic characteristics

Table 11. Dynamic characteristics

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ for commercial applications, -40 $\degree C$ to +85 $\degree C$ for industrial applications; $V_{DD(1V8)}$, $V_{DD(3V3)}$ over specified ranges.^[1]


		A 11/1		-		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
External clock	(
f _{osc}	oscillator frequency	supplied by an external oscillator (signal generator)	1	-	25	MHz
		external clock frequency supplied by an external crystal oscillator	1	-	25	MHz
		external clock frequency if on-chip PLL is used	10	-	25	MHz
		external clock frequency if on-chip bootloader is used for initial code download	10	-	25	MHz
T _{cy(clk)}	clock cycle time		20	-	1000	ns
t _{CHCX}	clock HIGH time		$T_{cy(clk)} imes 0.4$	-	-	ns
t _{CLCX}	clock LOW time		$T_{cy(clk)} imes 0.4$	-	-	ns
t _{CLCH}	clock rise time		-	-	5	ns
t _{CHCL}	clock fall time		-	-	5	ns
Port pins (exc	ept P0.2 and P0.3)					
t _r	rise time		-	10	-	ns
t _f	fall time		-	10	-	ns
I ² C-bus pins (P0.2 and P0.3)					
t _f	fall time	V _{IH} to V _{IL}	[2] 20 + 0.1 × C _t	, -	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Bus capacitance C_b in pF, from 10 pF to 400 pF.

Single-chip 32-bit microcontrollers





NXP Semiconductors

LPC2104/2105/2106

Single-chip 32-bit microcontrollers

10. Package outline





Fig 13. Package outline SOT313-2 (LQFP48)

Single-chip 32-bit microcontrollers

SOT619-1



HVQFN48: plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm

Fig 14. Package outline SOT619-1 (HVQFN48)

Single-chip 32-bit microcontrollers

11. Abbreviations

Table 12.	Abbreviations
Acronym	Description
AMBA	Advanced Microcontroller Bus Architecture
APB	ARM Peripheral Bus
CPU	Central Processing Unit
DCC	Debug Communications Channel
FIFO	First In, First Out
GPIO	General Purpose Input/Output
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
SPI	Serial Peripheral Interface
SSI	Synchronous Serial Interface
SSP	Synchronous Serial Port
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

14. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Single-chip 32-bit microcontrollers

15. Contents

1	General description 1
2	Features 1
2.1	New features implemented in LPC2104/2105/2106/01 devices
2.2	Key common features
3	Ordering information 2
3.1	Ordering options
4	Block diagram 4
5	Pinning information 5
5.1	Pinning
5.2	Pin description 7
6	Functional description
6.1	Architectural overview
6.2	On-chip flash program memory
6.3	On-chip static RAM 10
6.4	Memory map 11
6.5	Interrupt controller 12
6.5.1	Interrupt sources
6.6	Pin connect block 13
6.7	Pin function select register 0 (PINSEL0 -
	0xE002 C000) 13
6.8	Pin function select register 1 (PINSEL1 -
	0xE002 C004) 15
6.9	General purpose parallel I/O 16
6.9.1	Features
6.9.2	Features added with the Fast GPIO set of
	registers available on LPC2104/2105/2106/01
	only
6.10	UARTs 16
6.10.1	Features
6.10.2	UART features available in
	LPC2104/2105/2106/01 only 17
6.11	I ² C-bus serial I/O controller 17
6.11.1	Features
6.12	SPI serial I/O controller
6.12.1	Features
6.12.2	Features available in LPC2104/2105/2106/01
	only
6.13	SSP controller (LPC2104/2015/2106/01 only) 18
6.13.1	Features
6.14	General purpose timers 18
6.14.1	Features
6.14.2	Features available in LPC2104/2105/2106/01
• • =	only
6.15	Watchdog timer
6.15.1	Features
6.16	Real time clock 20

6.16.1	Features	20
6.17	Pulse width modulator	20
6.17.1	Features	21
6.18	System control	21
6.18.1	Crystal oscillator	21
6.18.2	PLL	21
6.18.3	Reset and wake-up timer	22
6.18.4	Code security (Code Read Protection - CRP)	22
6.18.5	External interrupt inputs	23
6.18.6	Memory mapping control	23
6.18.7	Power control	23
6.18.8	APB	23
6.19	Emulation and debugging.	24
6.19.1	EmbeddedICE	24
6.19.2	Embedded trace	24
6.19.3	RealMonitor	25
7	Limiting values	26
8	Static characteristics	27
8.1	Power consumption measurements for	
	LPC2104/2105/2106/01	29
9	Dynamic characteristics	34
9.1	Timing	35
10	Package outline	36
11	Abbreviations	38
12	Revision history	39
13	Legal information	40
13.1	Data sheet status	40
13.2	Definitions	40
13.3	Disclaimers	40
13.4	Trademarks	40
14	Contact information	40
15	Contents	41

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 June 2008 Document identifier: LPC2104_2105_2106_7

