



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, I ² C, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c660x2fa-529

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

l BUS

DESCRIPTION

The devices are Single-Chip 8-Bit Microcontrollers manufactured in an advanced CMOS process and are derivatives of the 80C51 microcontroller family. The instruction set is 100% compatible with the 80C51 instruction set.

80C51 8-bit microcontroller family 16 KB OTP/ROM,

(30/33 MHz), two 400KB I²C interfaces

512B RAM, low voltage (2.7 to 5.5 V), low power, high speed

The devices support 6-clock/12-clock mode selection by programming an OTP bit (OX2) using parallel programming. In addition, an SFR bit (X2) in the clock control register (CKCON) also selects between 6-clock/12-clock mode.

These devices have either one or two l^2C interfaces, capable of handling speeds up to 400 kbits/s (Fast l^2C). They also have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits.

The added features of the P8xC66xX2 make it a powerful microcontroller for applications that require pulse width modulation, high-speed I/O, I^2C communication, and up/down counting capabilities such as motor control.

FEATURES

- 80C51 Central Processing Unit
 - 16 kbytes OTP (87C660X2, 87C661X2)
 - 16 kbytes ROM (83C660X2, 83C661X2)
- 512 byte RAM
- Boolean processor
- Fully static operation
- Low voltage (2.7 V to 5.5 V at 16 MHz) operation
- 12-clock operation with selectable 6-clock operation (via software or via parallel programmer)
- Memory addressing capability
 - Up to 64 kbytes ROM and 64 kbytes RAM
- Power control modes:
 - Clock can be stopped and resumed
 - Idle mode
 - Power-down mode

- CMOS and TTL compatible
- Two speed ranges at V_{CC} = 5 V
 - 0 to 30 MHz with 6-clock operation
 - 0 to 33 MHz with 12-clock operation
- Parallel programming with 87C51 compatible hardware interface to programmer
- RAM expandable externally to 64 kbytes
- Programmable Counter Array (PCA)
 - PWM
 - Capture/compare
- PLCC and LQFP packages
- Extended temperature ranges
- Dual Data Pointers
- Security bits (3 bits)
- Encryption array 64 bytes
- 8/9 interrupt sources
- Four interrupt priority levels
- Four 8-bit I/O ports
- One I²C serial port interface has a selectable data transfer mode, either 400 kB/sec Fast-mode or 100 kB/sec Standard-mode (8xC660X2 and 8xC661X2)
- A second I²C serial port interface has the 400 kB/sec Fast data-transfer mode only and selectable slew rate control of the output pins (8xC661X2)
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Three 16-bit timers/counters T0, T1 (standard 80C51) and additional T2 (capture and compare)
- Programmable clock-out pin
- Asynchronous port reset
- Low EMI (inhibit ALE, slew rate controlled outputs, and 6-clock mode)
- Wake-up from Power Down by an external interrupt

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB l²C interfaces

SELECTION TABLE

Туре		Memo	ory			Tim	ers		h	Ser nterf	ial aces	5										
	RAM	ROM	OTP	Flash	# of Timers	PWM	PCA	MD	UART	12C	CAN	SPI	ADC bits/ch.	I/O Pins	Interrupts (Ext.)/Levels	Program Security	Default Clock Rate	Optional Clock Rate	Reset active low/high?	Max. Freq. at 6-clk / 12-clk (MHz)	Freq. Range at 3V (MHz) (6-clk / 12-clk)	Freq. Range at 5V (MHz) (6-clk / 12-clk)
P87C660X2	512B	-	16K	-	4	\checkmark	\checkmark	\checkmark	\checkmark	1	-	-	-	32	7(2)/4	V	12-clk	6-clk	Н	30/33	0-16	0-30/33
P83C660X2	512B	16K	-	-	4	\checkmark	\checkmark	\checkmark	\checkmark	1	-	-	-	32	7(2)/4	\checkmark	12-clk	6-clk	н	30/33	0-16	0-30/33
P87C661X2	512B	-	16K	-	4	\checkmark	\checkmark	\checkmark	\checkmark	2	-	-	-	32	7(2)/4	V	12-clk	6-clk	Н	30/33	0-16	0-30/33
P83C661X2	512B	16K	-	-	4	\checkmark	\checkmark	\checkmark	\checkmark	2	-	-	-	32	7(2)/4	\checkmark	12-clk	6-clk	Н	30/33	0-16	0-30/33

ORDERING INFORMATION

Type number				Package	Package						
	OTP	ROM	RAM	Name	Description	Version	(°C)				
P83C660X2FA	-	16 KB	512B	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85				
P83C660X2BBD	-	16 KB	512B	LQFP44	plastic low profile quad flat package; 44 leads; body 10 \times 10 \times 1.4 mm	SOT389-1	0 to +70				
P87C660X2FA	16 KB	-	512B	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85				
P87C660X2BBD	16 KB	-	512B	LQFP44	plastic low profile quad flat package; 44 leads; body 10 \times 10 \times 1.4 mm	SOT389-1	0 to +70				
P83C661X2FA	-	16 KB	512B	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85				
P83C661X2BBD	-	16 KB	512B	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	SOT389-1	0 to +70				
P87C661X2FA	16 KB	-	512B	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85				
P87C661X2BBD	16 KB	-	512B	LQFP44	plastic low profile quad flat package; 44 leads; body 10 \times 10 \times 1.4 mm	SOT389-1	0 to +70				

Product data

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I^2C interfaces

SPECIAL FUNCTION REGISTERS

SYMPOL	DESCRIPTION	DIRECT	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION									
STWBUL	DESCRIPTION	ADDRESS	MSB							LSB	VALUE	
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H	
AUXR#	Auxiliary	8EH	-	-	SRD	-	FME	-	EXTRAM	AO	xxxx0x10B	
AUXR1#	Auxiliary 1	A2H	-	-	-	LPEP	GPS	0	-	DPS	xxxx00x0B	
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H	
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxB	
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxB	
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxB	
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxB	
	Module 4 Capture High	ГЕН БАН									XXXXXXXXB	
CCAP1L#	Module 1 Capture I ow	FBH									xxxxxxxB	
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxB	
CCAP3L#	Module 3 Capture Low	EDH									хххххххВ	
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxB	
CCAPM0#	Module 0 Mode	C2H	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B	
CCAPM1#	Module 1 Mode	СЗН	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B	
CCAPM2#	Module 2 Mode	C4H	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B	
CCAPM3#	Module 3 Mode	C5H	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B	
CCAPM4#	Module 4 Mode	C6H	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B	
			C7	C6	C5	C4	C3	C2	C1	C0		
CCON*#	PCA Counter Control	COH	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000B	
CH#	PCA Counter High	F9H									00H	
CL#	PCA Counter Low	E9H									00H	
CMOD#	PCA Counter Mode	C1H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	00xxx000B	
CKCON	Clock control	8FH	_	-	-	-	-	-	-	X2	xxxxxxx1B	
DPTR:	Data Pointer (2 bytes)											
DPH	Data Pointer High	83H									00H	
DPL	Data Pointer Low	82H				<u>۸</u>		<u>۸</u> ۸	40	٨٩	00H	
IENO*	Interrunt Enable 0	ДЯН		FC	AD ES1	AC ES0	FT1		A9 ETO	FX0	0000000B	
IEN1*	Interrupt Enable 1	F8H	_	_			_	_	E10 ES2	ET2	xxxxxx00B	
		2011	BF	BE	BD	BC	BB	BA	B9	B8	XXXXXXX00D	
IP*#	Interrupt Priority	B8H	PT2	PPC	PS1	PS0	PT1	PX1	PT0	PX0	00000000B	
			B7	B6	B5	B4	B3	B2	B1	B0		
IPH#	Interrupt Priority High	B7H	PT2H	PPCH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H	00000000B	
			87	86	85	84	83	82	81	80		
P0*	Port 0	80H			AD5						FFH	
		0011	97	96	95	94	93	92	91	90		
P1*#	Port 1	90H	SDA	SCL	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH	
			A7	A6	A5	A4	A3	A2	A1	AO		
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH	
			B7	B6	B5	B4	B3	B2	B1	B0		

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

1. Reset value depends on reset source.

2. 8xC661X2 only.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I^2C interfaces

CLOCK CONTROL REGISTER (CKCON)

This device allows control of the 6-clock/12-clock mode by means of both an SFR bit (X2) and an OTP bit. The OTP clock control bit

OX2, when programmed by a parallel programmer (6-clock mode), supersedes the X2 bit (CKCON.0). The CKCON register is shown below in Figure 1.



Figure 1. Clock control (CKCON) register

Also please note that the clock divider applies to the serial port for modes 0 & 2 (fixed baud rate modes). This is because modes 1 & 3 (variable baud rate modes) use either Timer 1 or Timer 2.

Below is the truth table for the CPU clock mode.

Table 1.

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	Х	6-clock mode

RESET

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (12 oscillator periods in 6-clock mode, or 24 oscillator periods in 12-clock mode), while the oscillator is running. To ensure a good power-on reset, the RST pin must be HIGH long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above V_{IH1} (min.) is applied to RST.

The value on the $\overline{\text{EA}}$ pin is latched when RST is deasserted and has no further effect.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I^2C interfaces

Table 3. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)



Figure 2. Timer 2 in Capture Mode

T2MOD	Addre	ss = 0C9H	Reset Va	lue = XXXX XX00B								
	Not Bit Addressable											
		_	_	_	_	_	_	T2OE	DCEN			
	Bit	7	6	5	4	3	2	1	0	-		
Symbol	Funct	Function										
_	Not im	plementer	d, reserved f	or future use	9.*							
T2OE	Timer	2 Output E	Enable bit.									
DCEN	Down	Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down counter.										
 User soft In that ca indetermi 	ware shou se, the re nate.	uld not writ set or inac	te 1s to rese tive value of	rved bits. Th f the new bit	nese bits ma will be 0, ar	ly be used in ad its active	n future 805 value will be	1 family pro e 1. The val	ducts to invo ue read fron	bke new features. n a reserved bit is		

Figure 3. Timer 2 Mode (T2MOD) Control Register

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces



Figure 20. Serial Input/Output Configuration



Figure 21. Shift-in and Shift-out Timing

In the following text, it is assumed that ENS1 = "1".

STA, THE START FLAG

STA = "1": When the STA bit is set to enter a master mode, the SIO1 hardware checks the status of the I2C bus and generates a START condition if the bus is free. If the bus is not free, then SIO1 waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.

If STA is set while SIO1 is already in a master mode and one or more bytes are transmitted or received, SIO1 transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO1 is an addressed slave. STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

STO, THE STOP FLAG

STO = "1": When the STO bit is set while SIO1 is in a master mode, a STOP condition is transmitted to the l^2C bus. When the STOP condition is detected on the bus, the SIO1 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the l^2C bus. However, the SIO1 hardware behaves as if a STOP condition has been received and switches to the defined "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB l²C interfaces

			BIT FREQUE	BIT FREQUENCY (kHz) AT f _{OSC} in 6X MODE									
CR2	CR1	CR0	3 MHz	6 MHz	12 MHz	16 MHz	24 MHz	30 MHz]				
1	0	0	25	50	100	133	200	250	120				
1	0	1	2	4	8	10	15	19	1600				
1	1	0	38	75	150	200	300	375	80				
1	1	1	50	100	200	267	400	500	60				
0	0	0	100	200	400	533	800	1000	30				
0	0	1	4	8	15	20	30	38	800				
0	1	0	150	300	600	800	1200	1500	20				
0	1	1	200	400	800	1067	1600	2000	15				
č								•					
		Ì	BIT FREQUE	NCY (kHz) AT f	osc in 12X MC	DE	•	•	f _{OSC} DIVIDE BY				
CR2	CR1	CR0	BIT FREQUE	NCY (kHz) AT f	_{OSC} in 12X MC	DE 16 MHz	24 MHz	33 MHz	f _{OSC} DIVIDE BY				
CR2	CR1	CR0	BIT FREQUER	NCY (kHz) AT f	osc in 12X MC 12 MHz 50	DE 16 MHz 67	24 MHz 100	33 MHz 138	f _{OSC} DIVIDE BY				
CR2 1	CR1 0 0	CR0 0 1	BIT FREQUEN 3 MHz 13 1	NCY (kHz) AT f 6 MHz 25 2	DSC in 12X MC 12 MHz 50 4	DE 16 MHz 67 5	24 MHz 100 8	33 MHz 138 10	f _{OSC} DIVIDE BY 240 3200				
CR2 1 1	CR1 0 0 1	CR0 0 1 0	BIT FREQUEN 3 MHz 13 1 19	CY (kHz) AT f 6 MHz 25 2 38	OSC in 12X MC 12 MHz 50 4 75	DE 16 MHz 67 5 100	24 MHz 100 8 150	33 MHz 138 10 206	f _{OSC} DIVIDE BY 240 3200 160				
CR2 1 1 1 1	CR1 0 0 1 1	CR0 0 1 0 1	BIT FREQUEN 3 MHz 13 1 19 25	NCY (KHz) AT f 6 MHz 25 2 38 50	DSC in 12X MC 12 MHz 50 4 75 100	DE 16 MHz 67 5 100 133	24 MHz 100 8 150 200	33 MHz 138 10 206 275	f _{OSC} DIVIDE BY 240 3200 160 120				
CR2 1 1 1 1 0	CR1 0 0 1 1 0	CR0 0 1 0 1 0	BIT FREQUE 3 MHz 13 1 19 25 50	NCY (kHz) AT f 6 MHz 25 2 38 50 100	DSC in 12X MC 12 MHz 50 4 75 100 200	DE 16 MHz 67 5 100 133 267	24 MHz 100 8 150 200 400	33 MHz 138 10 206 275 550	f _{OSC} DIVIDE BY 240 3200 160 120 60				
CR2 1 1 1 1 1 0 0	CR1 0 0 1 1 0 0	CR0 0 1 0 1 0 1 0 1	BIT FREQUE 3 MHz 13 1 19 25 50 2	NCY (KHz) AT f 6 MHz 25 2 38 50 100 4	DSC in 12X MC 12 MHz 50 4 75 100 200 8	16 MHz 67 5 100 133 267 10	24 MHz 100 8 150 200 400 15	33 MHz 138 10 206 275 550 21	fosc DIVIDE BY 240 3200 160 120 60 1600				
CR2 1 1 1 1 1 0 0 0	CR1 0 1 1 0 0 0 1	CR0 0 1 0 1 0 1 0 1 0 0	BIT FREQUE 3 MHz 13 1 19 25 50 2 75	NCY (kHz) AT f 6 MHz 25 2 38 50 100 4 150	DSC in 12X MC 12 MHz 50 4 75 100 200 8 300	16 MHz 67 5 100 133 267 10 400	24 MHz 100 8 150 200 400 15 600	33 MHz 138 10 206 275 550 21 825	fosc DIVIDE BY 240 3200 160 120 60 1600 40				

Table 7. 400 kbytes I²C interface serial clock rates

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces

P8xC660X2/661X2

STATUS	STATUS OF THE	APPLICATION SO	OFTWA	RE RES	SPONS	6E	
CODE	I ² C BUS AND			TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM STDAT	STA	STO	SI	AA	
F8H	No relevant state information available; SI = 0	No S1DAT action	No S1CON action		'n	Wait or proceed current transfer	
00H	Bus error during MST or selected slave modes, due to an illegal START or STOP condition. State 00H can also occur when interference causes SIO1 to enter an undefined state.	No S1DAT action	0	1	0	Х	Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and SIO1 is switched to the not addressed SLV mode. STO is reset.

Table 13. Miscellaneous States

Slave Transmitter Mode: In the slave transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 25). Data transfer is initialized as in the slave receiver mode. When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for SIO1 to operate in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 12. The slave transmitter mode may also be entered if arbitration is lost while SIO1 is in the master mode (see state B0H).

If the AA bit is reset during a transfer, SIO1 will transmit the last byte of the transfer and enter state C0H or C8H. SIO1 is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I²C bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I²C bus.

Miscellaneous States: There are two S1STA codes that do not correspond to a defined SIO1 hardware state (see Table 13). These are discussed below.

S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when SIO1 is not involved in a serial transfer.

S1STA = 00H:

This status code indicates that a bus error has occurred during an SIO1 serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal SIO1 signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared. This causes SIO1 to enter the "not addressed" slave mode (a defined state) and to clear the STO flag (no other bits in S1CON are affected). The

SDA and SCL lines are released (a STOP condition is not transmitted).

Some Special Cases: The SIO1 hardware has facilities to handle the following special cases that may occur during a serial transfer:

Simultaneous Repeated START Conditions from Two Masters

A repeated START condition may be generated in the master transmitter or master receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 26). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data.

If the SIO1 hardware detects a repeated START condition on the I²C bus before generating a repeated START condition itself, it will release the bus, and no interrupt request is generated. If another master frees the bus by generating a STOP condition, SIO1 will transmit a normal START condition (state 08H), and a retry of the total serial data transfer can commence.

DATA TRANSFER AFTER LOSS OF ARBITRATION

Arbitration may be lost in the master transmitter and master receiver modes (see Figure 18). Loss of arbitration is indicated by the following states in S1STA; 38H, 68H, 78H, and B0H (see Figures 22 and 23).

If the STA flag in S1CON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08H) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.

FORCED ACCESS TO THE I²C BUS

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the l^2C bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the l^2C bus is possible. This is achieved by setting the STO flag while the STA flag is still set. No STOP condition is transmitted. The SIO1 hardware behaves as if a STOP condition was received and is able to transmit a START condition. The STO flag is cleared by hardware (see Figure 27).

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I^2C interfaces

MASTER TRANSMITTER AND MASTER RECEIVER MODES The master mode is entered in the main program. To enter the master transmitter mode, the main program must first load the internal data RAM with the slave address, data bytes, and the number of data bytes to be transmitted. To enter the master receiver mode, the main program must first load the internal data RAM with the slave address and the number of data bytes to be received. The R/W bit determines whether SIO1 operates in the master transmitter or master receiver mode.

Master mode operation commences when the STA bit in S1CION is set by the SETB instruction and data transfer is controlled by the master state service routines in accordance with Table 9, Table 10, Figure 22, and Figure 23. In the example below, 4 bytes are transferred. There is no repeated START condition. In the event of lost arbitration, the transfer is restarted when the bus becomes free. If a bus error occurs, the I²C bus is released and SIO1 enters the not selected slave receiver mode. If a slave device returns a not acknowledge, a STOP condition is generated.

A repeated START condition can be included in the serial transfer if the STA flag is set instead of the STO flag in the state service routines vectored to by status codes 28H and 58H. Additional software must be written to determine which data is transferred after a repeated START condition.

SLAVE TRANSMITTER AND SLAVE RECEIVER MODES

After initialization, SIO1 continually tests the I²C bus and branches to one of the slave state service routines if it detects its own slave address or the general call address (see Table 11, Table 12, Figure 24, and Figure 25). If arbitration was lost while in the master mode, the master mode is restarted after the current transfer. If a bus error

occurs, the I^2C bus is released and SIO1 enters the not selected slave receiver mode.

In the slave receiver mode, a maximum of 8 received data bytes can be stored in the internal data RAM. A maximum of 8 bytes ensures that other RAM locations are not overwritten if a master sends more bytes. If more than 8 bytes are transmitted, a not acknowledge is returned, and SIO1 enters the not addressed slave receiver mode. A maximum of one received data byte can be stored in the internal data RAM after a general call address is detected. If more than one byte is transmitted, a not acknowledge is returned and SIO1 enters the not addressed slave receiver mode.

In the slave transmitter mode, data to be transmitted is obtained from the same locations in the internal data RAM that were previously loaded by the main program. After a not acknowledge has been returned by a master receiver device, SIO1 enters the not addressed slave mode.

ADAPTING THE SOFTWARE FOR DIFFERENT APPLICATIONS The following software example shows the typical structure of the interrupt routine including the 26 state service routines and may be used as a base for user applications. If one or more of the four modes are not used, the associated state service routines may be removed but, care should be taken that a deleted routine can never be invoked.

This example does not include any time-out routines. In the slave modes, time-out routines are not very useful since, in these modes, SIO1 behaves essentially as a passive device. In the master modes, an internal timer may be used to cause a time-out if a serial transfer is not complete after a defined period of time. This time period is defined by the system connected to the I²C bus.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB l²C interfaces

	!********	*******	******	*****
	! SIO1 EQU !**********	JATE LIST	*****	*****

	! LOCATIOI	NS OF THE SIOT SPECIAL FUNCTION R	EGISTERS ******	*****
00D8 00D9 00DA 00DB	S1CON S1STA S1DAT S1ADR	–0xd8 –0xd9 –0xda –0xdb		
00A8 00B8	IEN0 IP0	–0xa8 –02b8		
	********	****	*****	*****
	! ! BIT LOCA	TIONS		
	!********	***************************************	******	*********
00DD 00BD	STA SIO1HP	–0xdd –0xbd	! STA bit in ! IP0, SIO1	S1CON Priority bit
	!**********	***********	*****	*****
	! IMMEDIAT	TE DATA TO WRITE INTO REGISTER S10	CON	*****
00D5	ENS1_NOT	STA_STO_NOTSI_AA_CR0	–0xd5	! Generates STOP
00C5	ENS1_NOT	STA_NOTSTO_NOTSI_AA_CR0	-0xc5	! (CR0 = 100kHz) ! Releases BUS and
00C1	ENS1_NOT	STA_NOTSTO_NOTSI_NOTAA_CR0	-0xc1	PACK Preleases BUS and NOT ACK
00E5	ENS1_STA	_NOTSTO_NOTSI_AA_CR0	-0xe5	! Releases BUS and ! set STA
	**********	********	*****	*****
	! GENERAL	IMMEDIATE DATA	*****	*****
0031	OWNSLA	-0x31	! Own SLA	General Call
00A0	ENSIO1	-0xa0	! EA+ES1, e	enable SIO1 interrupt ritten into IEN0
0001	PAG1	-0x01	! select PAC	G1 as HADD
00C0	SLAW	-0xc0	! SLA+W to	be transmitted
0001	SLAR SELRB3		! SLA+R to ! Select Red	be transmitted dister Bank 3
	! LOCATIOI	NS IN DATA RAM	*******************	********
0030	! MTD	-0x30	! MST/TRX	/DATA base address
0038	MRD	-0x38	! MST/REC	/DATA base address
0040	SRD	-0x40	! SLV/REC/	DATA base address
0048	510		! SLV/TRX/I	DATA base address
0053	BACKUP	-0x53	! Backup fro ! To restore	om NUMBYTMST NUMBYTMST in case ration Loss
0052	NUMBYTM	ST -0x52	! Number of	f bytes to transmit as MST.
0051	SLA	SLA+R/W to be		
0050	HADD	-0x50	! High Addr ! till STATE	ess byte for STATE 0 25.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB l²C interfaces

		!*********	*****	******	*****	*****
		!************* ! MASTER	STATE SEF	******** RVICE	ROUTINES	*******
		!*************** ! State 08 a	and State 10) are bo	oth for MST/TRX and MST/REC.	********
		! The R/W ! MST/TRX !*****	bit decides with mode or with the second sec	whethe	r the next state is within ST/REC mode.	*****
		! ! STATE ! ACTION	: 08, A, ST : SLA+R/V	ART co V are tr	ondition has been transmitted. ansmitted, ACK bit is received.	
		.sect .base	mts8 0x108			
0108 010B	8551DA 75D8C5			mov mov	S1DAT,SLA S1CON,#ENS1_NOTSTA_NOTSTO	!Load SLA+R/W _NOTSI_AA_CR0
010E	01A0			ajmp	INITBASE1	2 CH SI
		! ! STATE ! ! ACTION	: 10, A rep transmitte : SLA+R/V	eated s ed. V are tr	START condition has been	
		! .sect .base	mts10 0x110			
0110 0113	8551DA 75D8C5			mov mov	S1DAT,SLA S1CON,#ENS1_NOTSTA_NOTSTO	!Load SLA+R/W _NOTSI_AA_CR0 _ctr_SI
010E	01A0			ajmp	INITBASE1	
00A0 00A3 00A5 00A7 00AA 00AC	75D018 7930 7838 855253 D0D0 32	.sect .base INITBASE ⁻	ibase1 0xa0 I:	mov mov mov pop reti	psw,#SELRB3 r1,#MTD r0,#MRD BACKUP,NUMBYTMST psw	! Save initial value
		************* ************ ! MASTER *************	TRANSMIT	******** TER S	TATE SERVICE ROUTINES	*****
		! ! STATE ! ! ACTION	: 18, Previ ACK has : First DAT	ous sta been r A is tra	ate was STATE 8 or STATE 10, SLA+V received. ansmitted, ACK bit is received.	V have been transmitted,
		.sect .base	mts18 0x118			-
0118 011B 011D	75D018 87DA 01B5			mov mov ajmp	psw,#SELRB3 S1DAT,@r1 CON	

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces

P8xC660X2/661X2

		! ! STATE ! ACTION	: B8, DATA : DATA will	has be be trai	een transmitted, ACK received. nsmitted, ACK bit is received.
01B8 01BB 01BD	75D018 87DA 01F8	.sect .base	stsb8 0x1b8	mov mov ajmp	psw,#SELRB3 S1DAT,@r1 SCON
		.sect .base	scn 0xf8		
00F8 00FB 00FC 00FE	75D8C5 09 D0D0 32	SCON:		mov inc pop reti	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw
		! STATE ! ACTION	: C0, DATA : Enter not	A has b addres	een transmitted, NOT ACK received. ssed SLV mode.
01C0 01C3 01C5	75D8C5 D0D0 32	.sect .base	stsc0 0x1c0	mov pop reti	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw
		! ! STATE ! ACTION	: C8, Last : Enter not	DATA h addres	has been transmitted (AA=0), ACK received. ssed SLV mode.
01C8 01CB 01CD	75D8C5 D0D0 32	.sect .base	stsc8 0x1c8	mov pop reti	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA psw
		!*********** ! END OF \$!**********	SIO1 INTER	******** ******** *********	ROUTINE

Figure 30. Internal and External Data Memory Address Space with EXTRAM = 0

Programmable Counter Array (PCA)

The Programmable Counter Array available on the P8xC66xX2 is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3 (CEX0), module 1 to P1.4 (CEX1), etc. The basic PCA configuration is shown in Figure 35.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/6 the oscillator frequency, 1/2 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 38):

CPS1 CPS0 PCA Timer Count Source

- 0
 1/6 oscillator frequency (6-clock mode); 1/12 oscillator frequency (12-clock mode)

 0
 1
 1/2 oscillator frequency (6-clock mode); 1/4 oscillator frequency (12-clock mode)
- 1 0 Timer 0 overflow
- 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 36.

The watchdog timer function is implemented in module 4 (see Figure 45).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 39). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when

the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 37.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 40). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 41 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.



Figure 35. Programmable Counter Array (PCA)

P8xC660X2/661X2

Product data

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ or -40 $\degree C$ to +85 $\degree C$; $V_{CC} = 2.7 V$ to 5.5 V; $V_{SS} = 0 V$ (16 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP ¹ MAX		-
V _{IL}	Input LOW voltage ¹¹ (except EA, SCL, SDA)	4.0 V < V _{CC} < 5.5 V	-0.5		0.2 V _{CC} -0.1	V
		2.7 V < V _{CC} < 4.0 V	-0.5		0.7 V _{CC}	V
V _{IL1}	LOW level input voltage EA		-0.5		0.2 V _{DD} -0.35	V
VIH	Input HIGH voltage (ports 0, 1, 2, 3, EA)		0.2 V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input HIGH voltage, XTAL1, RST ¹¹		0.7 V _{CC}		V _{CC} +0.5	V
V _{IH2}	Input HIGH voltage, SDL and SDA ¹³		0.7 V _{DD}		5.5	V
V _{OL}	Output LOW voltage, ports 1, 2 ⁸	$V_{CC} = 2.7 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	-		0.4	V
V _{OL1}	Output LOW voltage, port 0, ALE, PSEN ^{7,8} V _{CC} = 2.7 V; I _{OL} = 3.2 mA ² – 0.4				0.4	V
V _{OH}	Output HIGH voltage, ports 1, 2, 3 ³	V _{CC} = 2.7 V; I _{OH} = -20 μA	V _{CC} - 0.7		-	V
		V _{CC} = 4.5 V; I _{OH} = -30 μA	V _{CC} – 0.7		-	V
V _{OH1}	Output HIGH voltage (port 0 in external bus mode), ALE^9 , \overline{PSEN}^3	$V_{CC} = 2.7 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V _{CC} – 0.7		-	V
V _{HYS}	Hysteresis of Schmitt Trigger inputs SCL and SDA (Fast Mode)		0.5V _{DD} ¹⁴		-	V
Ι _{ΙL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1		-50	μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V; See note 4	-		-650	μΑ
I _{LI}	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μΑ
I _{LI2}	Input leakage current SCL and SDA	0 V < V _{IN} < 5.5 V	-		±10	μA
		0 V < V _{DD} < 5.5 V				
I _{CC}	Power supply current (see Figure 58 and Source Code):					
	Active mode @ 16 MHz					μA
	Idle mode @ 16 MHz					μA
	Power-down mode or clock stopped (see Figure 54 for conditions) ¹²	$T_{amb} = 0 \circ C$ to 70 $\circ C$		2	30	μA
		$T_{amb} = -40 \degree C$ to +85 $\degree C$		3	50	μA
V _{RAM}	RAM keep-alive voltage		1.2			V
R _{RST}	Internal reset pull-down resistor		40		225	kΩ
Cio	Pin capacitance ¹⁰ (except EA)		-		15	pF

NOTES:

1. Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its 4. maximum value when V_{IN} is approximately 2 V.

See Figures 60 through 63 for I_{CC} test conditions and Figure 58 for I_{CC} vs. Frequency 12-clock mode characteristics:

- Active mode (operating): I_{CC} = 1.0 mA + 1.1 mA × FREQ.[MHz] I_{CC} = 7.0 mA + 1.1 mA × FREQ.[MHz] Active mode (reset):

Idle mode: $I_{CC} = 1.0 \text{ mA} + 0.44 \text{ mA} \times \text{FREQ.[MHz]}$ 6. This value applies to $T_{amb} = 0 \text{ °C}$ to +70 °C. For $T_{amb} = -40 \text{ °C}$ to +85 °C, $I_{TL} = -750 \mu\text{A}$. 7. Load capacitance for port 0, ALE, and $\overrightarrow{PSEN} = 100 \text{ pF}$, load capacitance for all other outputs = 80 pF.

- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: 8. 15 mA (*NOTE: This is 85 °C specification.)
 - Maximum IOL per port pin:
 - Maximum IOL per 8-bit port: 26 mA
 - Maximum total I_{OL} for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70 °C or -40 °C to +85 °C; $V_{CC} = 5 V \pm 10\%$; $V_{SS} = 0 V (30/33 \text{ MHz max. CPU clock})$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP ¹	MAX	1
V _{IL}	Input LOW voltage ¹¹ (except EA, SCL, SDA)	4.5 V < V _{CC} < 5.5 V	-0.5		0.2 V _{CC} -0.1	V
V _{IL1}	LOW level input voltage EA		-0.5		0.2 V _{DD} -0.35	V
V _{IH}	Input HIGH voltage (ports 0, 1, 2, 3, EA)		0.2 V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input HIGH voltage, XTAL1, RST ¹¹		0.7 V _{CC}		V _{CC} +0.5	V
V _{IH2}	Input HIGH voltage, SDL and SDA ¹²		0.7 V _{DD}		5.5	V
V _{OL}	Output LOW voltage, ports 1, 2, 3 8	$V_{CC} = 4.5 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	-		0.4	V
V _{OL1}	Output LOW voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V
V _{OH}	Output HIGH voltage, ports 1, 2, 3 3	V _{CC} = 4.5 V; I _{OH} = -30 μA	V _{CC} - 0.7		-	V
V _{OH1}	Output HIGH voltage (port 0 in external bus $V_{CC} = 4.5 \text{ V}$; $I_{OH} = -3.2 \text{ mA}$ $V_{CC} = 0.7$ - mode), ALE ⁹ , PSEN ³		-	V		
V _{HYS}	Hysteresis of Schmitt Trigger inputs SCL and SDA (Fast Mode) ¹³		0.5V _{DD}		-	V
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1		-50	μA
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V; See note 4	-		-650	μA
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
I _{LI2}	Input leakage current SCL and SDA	0 V < V _{IN} < 5.5 V	-		±10	μA
		0 V < V _{DD} < 5.5 V				
I _{CC}	Power supply current					
	Active mode (see Note 5)					
	Idle mode (see Note 5)					
	Power-down mode or clock stopped (see Figure 63 for conditions)	$T_{amb} = 0 \ ^{\circ}C \text{ to } 70 \ ^{\circ}C$		2	30	μA
		$T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C$		3	50	μΑ
V _{RAM}	RAM keep-alive voltage		1.2			V
R _{RST}	Internal reset pull-down resistor		40		225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)		-		15	pF

NOTES:

Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the 3. address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2 V.
- See Figures 60 through 63 for I_{CC} test conditions and Figure 58 for I_{CC} vs. Frequency. 5.
- 12-clock mode characteristics:
 - $\label{eq:lcc} \begin{array}{l} I_{CC} = 1.0 \text{ mA} + 1.1 \text{ mA} \times \text{FREQ}.[\text{MHz}] \\ I_{CC} = 7.0 \text{ mA} + 1.1 \text{ mA} \times \text{FREQ}.[\text{MHz}] \end{array}$ Active mode (operating):
 - Active mode (reset):
 - I_{CC} = 1.0 mA + 0.44 mA × FREQ.[MHz] Idle mode:
- 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750 \ \mu A$.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF. 7.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 - 15 mA (*NOTE: This is 85 °C specification.) Maximum I_{OL} per port pin:
 - Maximum I_{OL} per 8-bit port: Maximum total I_{OL} for all outputs: 26 mA
 - 71 mA
 - If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I^2C interfaces

I²C-BUS INTERFACE TIMING (5 V, 3.5 MHZ TO 16 MHZ) NOT TESTED, GUARANTEED BY DESIGN

All values referred to VIH(min) and VIL(max) levels; see Figure TBD I²C-BUS Parameter Symbol Figure Unit STANDARD MODE FAST MODE MIN MAX MIN MAX SCL clock frequency 0 100 0 400 kHz f_{SCL} 4.7 1.3 Bus free time between a STOP and START μs tBUF condition 4.0 0.6 Hold time (repeated) START condition. After this μs tHD: STA period, the first clock pulse is generated LOW period of the SCL clock 4.7 1.3 _ μs t_{LOW} High period of the SCL clock 4.0 _ 0.6 _ μs tHIGH Set-up time for a repeated START condition 4.7 0.6 _ μs tSU; STA Data hold time: tHD;DAT μs - for CBUS compatible masters (notes 1, 3) 5.0 0 0.9 0 for I²C–bus devices (notes 1, 2) 100³ t_{SU;DAT} Data set-up time 250 ns Rise time of both SDA and SCL signals 1000 $20 + 0.1 c_{b}^{4}$ 300 ns t_{FD}, t_{FC} _ Fall time of both SDA and SCL signals 300 t_{FD}, t_{FC} _ Set-up time for STOP condition 4.0 0.6 μs t_{SU;} sto Capacitive load for each bus line _ 400 _ 400 pF Cb Pulse width of spikes which must be suppressed 0 50 ns t_{SP} by the input filter

NOTES:

1. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

2. The maximum t_{HD:DAT} has only to be met if the device does not stretch the LOW period (t_{LOW)} of the SCL signal.

3. A fast mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement $t_{SU, DAT}$ > 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{R(max)} + t_{SU<DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C-bus specification) before the SCL line is released.

4. C_b = total capacitance of one bus line in pF.

2003 Oct 02

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces



Figure 64. Programming Configuration



Figure 65. PROG Waveform



Figure 66. Program Verification

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 67)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
I _{PP}	Programming supply current		50 ¹	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG LOW	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG LOW	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) HIGH to V _{PP}			
t _{SHGL}	V _{PP} setup to PROG LOW	10		μs
t _{GHSL}	V _{PP} hold after PROG			μs
t _{GLGH}	PROG width		110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE LOW to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG HIGH to PROG LOW	10		μs

NOTE:

1. Not tested.



NOTES:

* FOR PROGRAMMING CONFIGURATION SEE FIGURE 64.

FOR VERIFICATION CONDITIONS SEE FIGURE 66.

** SEE TABLE 17.

Figure 67. EPROM Programming and Verification

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces

MASK ROM DEVICES

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 19) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, $\overline{\text{EA}}$ is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 19. Program Security Bits

PROGRAM LOCK BITS ^{1, 2}		BITS ^{1, 2}	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
NOTES.			

NOTES:

1. P – programmed. U – unprogrammed.

2. Any other combination of the security bits is not defined.

80C51 8-bit microcontroller family 16 KB OTP/ROM, 512B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz), two 400KB I²C interfaces

P8xC660X2/661X2

REVISION HISTORY

Rev	Date	Description	
_3	20031002	Product data (9397 750 12144); ECN 853-2416 30396 dated 2003 September 30	
		Modifications:	
		 Corrected pin description for V_{SS} 	
		• Corrected AUXR (Figure 48).	
_2	20030619	Product data (9397 750 11439); ECN 853-2416 29870 dated 2003 Apr 28	
_1	20030312	Product data (9397 750 11126); ECN 853-2416 29538 dated 2003 Feb 13	