# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f321j9ta

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 49.	PWM frequency versus resolution
Table 50.	PWMCR register description
Table 51.	PWM output signal polarity selection
Table 52.	PWMDCRx register description
Table 53.	ARTICCSR register description
Table 54.	ARTICRx register description
Table 55.	PWM auto-reload timer register map and reset values
Table 56.	Effect of low power modes on 16-bit timer
Table 57.	16-bit timer interrupt control/wake-up capability
Table 58.	Timer modes
Table 59.	CR1 register description
Table 60.	CR2 register description
Table 61.	Timer clock selection
Table 62.	CSR register description
Table 63.	16-bit timer register map and reset values
Table 64.	Effect of low power modes on SPI
Table 65.	SPI interrupt control/wake-up capability
Table 66.	SPICR register description
Table 67.	SPI master mode SCK frequency.
Table 68.	SPICSB register description 132
Table 69.	SPI register map and reset values
Table 70.	Frame formats
Table 71	Effect of low power modes on SCI
Table 72	SCI interrupt control/wake-up capability 146
Table 73	SCISR register description 147
Table 74	SCICR1 register description 149
Table 75.	SCICR2 register description
Table 76	SCIBRB register description 152
Table 77.	SCIERPR register description 153
Table 78.	SCIETPR register description 153
Table 79.	Baud rate selection
Table 80.	SCI register map and reset values
Table 81.	Effect of low power modes on I2C
Table 82.	I2C interrupt control/wake-up capability
Table 83	CB register description 164
Table 84	SR1 register description 165
Table 85	SB2 register description 167
Table 86	CCB register description 168
Table 87	DB register description 169
Table 88	OAB1 register description 170
Table 89.	OAB2 register description.
Table 90	I2C register map and reset values
Table 91.	Effect of low power modes on ADC
Table 92	ADCCSB register description 174
Table 93	ADCDRH register description 175
Table 94	ADCDRI register description 176
Table 95	ADC register map and reset values 176
Table 96	Addressing modes 177
Table 97	CPU addressing mode overview
Table 98	Inherent instructions
Table 99	Immediate instructions
Table 100	Instructions supporting direct, indexed, indirect, and indirect indexed addressing modes 180
	mented and a second macroal macroal macroal and macroal addressing models real









### 6.5.5 Internal watchdog RESET

The RESET sequence generated by an internal Watchdog counter overflow is shown in *Figure 13*.

Starting from the Watchdog counter underflow, the device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low during at least  $t_{w(\text{RSTL})out}$ .



#### Figure 13. RESET sequences



······································			
Interrupt software priority	Level	11	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	↓ ↓	0	0
Level 3 (= interrupt disable)	High	1	1

 Table 15.
 Interrupt software priority levels





#### Servicing pending interrupts

As several interrupts can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- the highest software priority interrupt is serviced,
- if several interrupts have the same software priority then the interrupt with the highest hardware priority is serviced first.

Figure 18 describes this decision process.

#### Figure 18. Priority decision process flowchart







Figure 23. Slow mode clock transitions

### 8.3 Wait mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During Wait mode, the I[1:0] bits of the CC register are forced to '10', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in Wait mode until an interrupt or RESET occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU will remain in Wait mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to the following Figure 24.



	-		-			
Port	Din nome	Input (D	DDR = 0)	Output (DDR = 1)		
	Finitianie	OR = 0	OR = 1	OR = 0	OR = 1	
Port B	PB7, PB3	floating	floating interrupt	open-drain	push-pull	
FUILD	PB6:5, PB4, PB2:0	floating	pull-up interrupt	open-drain	push-pull	
Port C	PC7:0	floating pull-up		open-drain	push-pull	
Port D	PD7:0	floating	pull-up	open-drain	push-pull	
	PE7:3, PE1:0	floating pull-up		open drain	push-pull	
Port E	PE2 (Flash devices)		pull-up ii	nput only		
	PE2 (ROM devices)	floa	ıting	open drain	push-pull	
	PF7:3	floating	pull-up	open-drain	push-pull	
Port F	PF2	floating	floating interrupt	open-drain	push-pull	
	PF1:0	floating	pull-up interrupt	open-drain	push-pull	

 Table 31.
 I/O port configuration (continued)

### 9.4 Low power modes

#### Table 32. Effect of low power modes on I/O ports

Mode	Effect
Wait	No effect on I/O ports. External interrupts cause the device to exit from Wait mode.
Halt	No effect on I/O ports. External interrupts cause the device to exit from Halt mode.

### 9.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

Table 33. I/O port interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx, ORx	Yes	Yes

Table 34. I/O port register map and reset values

Address (Hex.) Register label		7	6	5	4	3	2	1	0
Reset value of all I/O port registers		0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								



Figure 31. Watchdog block diagram



### **10.4** How to program the watchdog timeout

*Figure 32* shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in *Figure 33*.

**Caution:** When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.



Figure 32. Approximate timeout duration



## 13 16-bit timer

### 13.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (input capture) or generation of up to two output waveforms (output compare and PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after an MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

### 13.2 Main features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4 or 8
- Overflow status flag and maskable interrupt
- External clock input (must be at least four times slower than the CPU clock speed) with the choice of active edge
- 1 or 2 Output Compare functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- 1 or 2 Input Capture functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse Width Modulation mode (PWM)
- One Pulse mode
- Reduced Power mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)<sup>(a)</sup>

The block diagram is shown in *Figure 41*.

Note: When reading an input signal on a non-bonded pin, the value will always be '1'.



a. Some timer pins may not be available (not bonded) in some ST7 devices. Refer to the device pinout description.

Bit	Name	Function
5	OPM	<ul> <li>One Pulse Mode</li> <li>0: One Pulse Mode is not active.</li> <li>1: One Pulse Mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.</li> </ul>
4	PWM	<ul> <li>Pulse Width Modulation</li> <li>0: PWM mode is not active.</li> <li>1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.</li> </ul>
3:2	CC[1:0]	<i>Clock Control</i> The timer clock mode depends on these bits (see <i>Table 61</i> ).
1	IEDG2	<ul> <li>Input Edge 2</li> <li>This bit determines which type of level transition on the ICAP2 pin will trigger the capture.</li> <li>0: A falling edge triggers the capture.</li> <li>1: A rising edge triggers the capture.</li> </ul>
0	EXEDG	<ul> <li>External Clock Edge</li> <li>This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.</li> <li>0: A falling edge triggers the counter register.</li> <li>1: A rising edge triggers the counter register.</li> </ul>

Table 60. CR2 register description (continued)

#### Table 61.Timer clock selection

Timer clock	CC1	CC0
f <sub>CPU</sub> / 4	0	0
f <sub>CPU</sub> / 2	0	1
f <sub>CPU</sub> / 8	1	0
External clock (where available) <sup>(1)</sup>	1	1

1. If the external clock pin is not available, programming the external clock configuration stops the counter.

### 13.7.3 Control/status register (CSR)



#### **SPI registers** 14.8

#### 14.8.1 **Control register (SPICR)**

PICR					Rese	Reset value: 0000 xxxx (0xh)		
7	6	5	4	3	2	1	0	
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR[1:0]		
RW	RW	RW	RW	RW	RW	RW		

Table 66. **SPICR register description** 

Bit	Name	Function
7	SPIE	Serial Peripheral Interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SPI interrupt is generated whenever SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register.
6	SPE	<ul> <li>Serial Peripheral Output Enable</li> <li>This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see Master mode fault (MODF) on page 128). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.</li> <li>0: I/O pins free for general purpose I/O</li> <li>1: SPI I/O pin alternate functions enabled</li> </ul>
5	SPR2	Divider Enable         This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 67.         0: Divider by 2 enabled         1: Divider by 2 disabled         Note: This bit has no effect in slave mode.
4	MSTR	<ul> <li>Master Mode</li> <li>This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see Master mode fault (MODF) on page 128).</li> <li>0: Slave mode</li> <li>1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.</li> </ul>
3	CPOL	<ul> <li>Clock Polarity</li> <li>This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.</li> <li>0: SCK pin has a low level idle state</li> <li>1: SCK pin has a high level idle state</li> <li>Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.</li> </ul>
2	СРНА	<ul> <li>Clock Phase</li> <li>This bit is set and cleared by software.</li> <li>0: The first clock transition is the first data capture edge.</li> <li>1: The second clock transition is the first capture edge.</li> <li>Note: The slave must have the same CPOL and CPHA settings as the master.</li> </ul>



Bit	Name	Function			
4	MODF	<ul> <li>Mode Fault flag</li> <li>This bit is set by hardware when the SS pin is pulled low in master mode (see Master mode fault (MODF) on page 128). An SPI interrupt can be generated if SPIE = 1 in the SPICSR register. This bit is cleared by a software sequence (An access to the SPICR register while MODF = 1 followed by a write to the SPICR register).</li> <li>0: No master mode fault detected</li> <li>1: A fault in master mode has been detected</li> </ul>			
3	-	Reserved, must be kept cleared			
2	SOD	<ul> <li>SPI Output Disable</li> <li>This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode).</li> <li>0: SPI output enabled (if SPE = 1)</li> <li>1: SPI output disabled</li> </ul>			
1	SSM	<ul> <li>SS Management</li> <li>This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Slave select management on page 123.</li> <li>0: Hardware management (SS managed by external pin)</li> <li>1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O)</li> </ul>			
0	SSI	<ul> <li>SS Internal Mode</li> <li>This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.</li> <li>0: Slave selected</li> <li>1: Slave deselected</li> </ul>			

Table 68.	SPICSR register	description	(continued)	)
-----------	-----------------	-------------	-------------	---

### 14.8.3 Data I/O register (SPIDR)



The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

Note: During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.



#### 15.4.2 Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

#### **Character transmission**

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 62*).

#### Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- 3. Set the TE bit to assign the TDO pin to the alternate function and to send an idle frame as first transmission.
- 4. Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates:

- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a frame transmission is complete (after the stop bit) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the same software sequence.

#### **Break characters**

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see *Figure 63*).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this



Doc ID 13829 Rev 1

Note:

#### Conventional baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

 $Tx = \frac{f_{CPU}}{(16 \cdot PR) \cdot TR} \qquad Rx = \frac{f_{CPU}}{(16 \cdot PR) \cdot RR}$ 

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits) TR = 1, 2, 4, 8, 16, 32, 64,128 (see SCT[2:0] bits) RR = 1, 2, 4, 8, 16, 32, 64,128 (see SCR[2:0] bits)

All these bits are in the SCIBRR register.

Example: If  $f_{CPU}$  is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

#### Extended baud rate generation

The extended prescaler option provides a very fine tuning of the baud rate, using a 255 value prescaler, whereas the conventional baud rate generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 64.

The output clock rate sent to the transmitter or to the receiver is the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR register.

Note: The extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR \cdot (PR \cdot TR)} \qquad Rx = \frac{f_{CPU}}{16 \cdot ERPR \cdot (PR \cdot RR)}$$

with:

ETPR = 1,..,255 (see SCIETPR register) ERPR = 1,..,255 (see SCIERPR register)

#### **Receiver muting and wake-up feature**

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non-addressed receivers.

The non-addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

- All the reception status bits cannot be set.
- All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset
- by Address Mark detection if the WAKE bit is set



# 16 I<sup>2</sup>C bus interface (I2C)

### 16.1 Introduction

The I<sup>2</sup>C bus interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides both multimaster and slave functions, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports fast I<sup>2</sup>C mode (400 kHz).

### 16.2 Main features

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multimaster capability
- 7-bit/10-bit addressing
- SMBus V1.1 compliant
- Transmitter/Receiver flag
- End-of-byte transmission flag
- Transfer problem detection

### 16.2.1 I<sup>2</sup>C master features

- Clock generation
- I<sup>2</sup>C bus busy flag
- Arbitration Lost flag
- End of byte transmission flag
- Transmitter/Receiver flag
- Start bit detection flag
- Start and Stop generation

### 16.2.2 I<sup>2</sup>C slave features

- Stop bit detection
- I<sup>2</sup>C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I<sup>2</sup>C address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/Receiver flag



### 16.4 Functional description

Refer to the CR, SR1 and SR2 registers in Section 16.7 for the bit definitions.

By default the I<sup>2</sup>C interface operates in Slave mode (M/SL bit is cleared) except when it initiates a transmit or receive sequence.

First the interface frequency must be configured using the FRi bits in the OAR2 register.

#### 16.4.1 Slave mode

As soon as a start condition is detected, the address is received from the SDA line and sent to the shift register; then it is compared with the address of the interface or the General Call address (if selected by software).

Note: In 10-bit addressing mode, the comparison includes the header sequence (11110xx0) and the two most significant bits of the address.

**Header matched** (10-bit mode only): The interface generates an acknowledge pulse if the ACK bit is set.

Address not matched: The interface ignores it and waits for another Start condition.

Address matched: The interface generates in sequence:

- an acknowledge pulse if the ACK bit is set
- EVF and ADSL bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register, **holding the SCL line low** (see *Figure 68: Transfer sequencing* EV1).

Next, in 7-bit mode read the DR register to determine from the least significant bit (Data Direction Bit) if the slave must enter Receiver or Transmitter mode.

In 10-bit mode, after receiving the address sequence the slave is always in receive mode. It will enter transmit mode on receiving a repeated Start condition followed by the header sequence with matching address bits and the least significant bit set (11110xx1).

#### **Slave receiver**

Following the address reception and after the SR1 register has been read, the slave receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- an acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see *Figure 68: Transfer sequencing* EV2).

#### Slave transmitter

Following the address reception and after SR1 register has been read, the slave sends bytes from the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see *Figure 68: Transfer sequencing* EV3).

When the acknowledge pulse is received:

• The EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.



Bit	Namo	Function		
	Name	7-bit addressing mode	10-bit addressing mode	
7:1	:1 ADD[7:1] Interface address These bits define the $I^2C$ bus address of the interface. They are not cleared when the interface is disabled (PE = 0).			
0	ADD0	Address direction bit This bit is 'don't care', the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE = 0). Address 01h is always ignored.	Not applicable	
7:0	ADD[7:0]	Not applicable	Interface address These are the least significant bits of the $I^2C$ bus address of the interface. They are not cleared when the interface is disabled (PE = 0).	

Table 88. OAR1 register description

# 16.7.7 I<sup>2</sup>C own address register (OAR2)



	Table 89.	OAR2	register	description
--	-----------	------	----------	-------------

Bit	Name	Function			
7:6	FR[1:0]	<ul> <li>Frequency bits</li> <li>These bits are set by software only when the interface is disabled (PE = 0). To configure the interface to I<sup>2</sup>C specified delays, select the value corresponding to the CPU frequency f<sub>CPU</sub>.</li> <li>00: f<sub>CPU</sub> &lt; 6 MHz</li> <li>01: f<sub>CPU</sub> = 6 to 8 MHz</li> </ul>			
5:3	-	Reserved			
2:1	ADD[9:8]	Interface address These are the most significant bits of the $I^2C$ bus address of the interface (10-bit mode only). They are not cleared when the interface is disabled (PE = 0).			
0	-	Reserved			



### 19.4.3 On-chip peripherals

Measured on LQFP64 generic board  $T_A = 25^{\circ}C$ ,  $f_{CPU} = 4$  MHz.

 Table 113.
 On-chip peripherals current consumption

Symbol	Symbol Parameter		Тур	Unit
I <sub>DD(TIM)</sub>	16-bit timer supply current <sup>(1)</sup>	$V_{DD} = 5.0V$	50	μA
I <sub>DD(ART)</sub>	ART PWM supply current <sup>(2)</sup>	$V_{DD} = 5.0V$	75	μA
I <sub>DD(SPI)</sub>	SPI supply current <sup>(3)</sup>	V - 5 0V	400	
I <sub>DD(SCI)</sub>	SCI supply current <sup>(4)</sup>	V <sub>DD</sub> = 5.0V	400	μΑ
I <sub>DD(I2C)</sub>	I2C supply current <sup>(5)</sup>	$V_{DD} = 5.0V$	175	μA
I <sub>DD(ADC)</sub>	ADC supply current when converting <sup>(6)</sup>	$V_{DD} = 5.0V$	400	μA

1. Data based on a differential I<sub>DD</sub> measurement between reset configuration (timer counter running at  $f_{CPU}/4$ ) and timer counter stopped (only TIMD bit set). Data valid for one timer.

2. Data based on a differential  $I_{DD}$  measurement between reset configuration (timer stopped) and timer counter enabled (only TCE bit set).

 Data based on a differential I<sub>DD</sub> measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.

4. Data based on a differential  $I_{DD}$  measurement between SCI low power state (SCID = 1) and a permanent SCI data transmit sequence.

 Data based on a differential I<sub>DD</sub> measurement between reset configuration (I2C disabled) and a permanent I2C master communication at 100 kHz (data sent equal to 55h). This measurement includes the pad toggling consumption (27k ohm external pull-up on clock and data lines).

6. Data based on a differential  ${\rm I}_{\rm DD}$  measurement between reset configuration and continuous A/D conversions.



### **19.7 EMC (electromagnetic compatibility) characteristics**

Susceptibilitytests are performed on a sample basis during product characterization.

### **19.7.1** Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results given in *Table 122* below are based on the EMS levels and classes defined in application note AN1709.

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the **RESET** pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



### 19.8 I/O port pin characteristics

### 19.8.1 General characteristics

Subject to general operating conditions for  $V_{DD,}$  f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Table 126.	I/O port pin	general	characteristics
------------	--------------	---------	-----------------

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage <sup>(1)</sup>					$0.3 \mathrm{xV}_{\mathrm{DD}}$	
V <sub>IH</sub>	Input high level voltage <sup>(1)</sup>	CMOS por	ts	$0.7 \mathrm{xV}_{\mathrm{DD}}$			V
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>				0.7		
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on PC6 pin (Flash devices only)	V <sub>DD</sub> = 5V		0		+4	mA
	Injected current on an I/O pin					±4	
$\Sigma I_{\rm INJ(PIN)}^{(3)}$	Total injected current (sum of all I/O and control pins)					±25	
١ <sub>L</sub>	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$				±1	
۱ <sub>S</sub>	Static current consumption	Floating input mode <sup>(4)</sup>			400		μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{SS}$	$V_{DD} = 5V$	50	120	250	kΩ
C <sub>IO</sub>	I/O pin capacitance				5		pF
t <sub>f(IO)out</sub>	Output high to low level fall time <sup>(1)</sup>	C <sub>L</sub> = 50pF Between 10% and 90%			25		ne
t <sub>r(IO)out</sub>	Output low to high level rise time <sup>(1)</sup>				25		115
t <sub>w(IT)in</sub>	External interrupt pulse time <sup>(6)</sup>			1			t <sub>CPU</sub>

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

- When the current limitation is not possible, the V<sub>IN</sub> maximum must be respected, otherwise refer to I<sub>INJ(PIN)</sub> specification. A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. Refer to Section 19.2.2: Current characteristics for more details.
- 4. Configuration not recommended. All unused pins must be kept at a fixed voltage. This can be done by using the output mode of the I/O, for example, and leaving the I/O unconnected on the board or by an external pull-up or pull-down resistor (see *Figure 82*). Static peak current value taken at a fixed V<sub>IN</sub> value, based on design simulation and technology characteristics, not tested in production. This value depends on V<sub>DD</sub> and temperature values.
- 5. The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in *Figure 83*).

6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.



	ST72321-Auto Microcontroller FASTROM/ROM Option List					
	(Last update August 2007)					
Customer:	Customer: Address: Address:					
Contact: Phone No:		· · · · · ·				
Reference/ROM Code* :						
*The ROM code name is ROM code must be sent i	assigned by STMicroelectr in .S19 formatHex extens	onics. ion cannot be processed.				
Device Type/Memory Size	e/Package (check only one	e option):				
FASTROM DEVICE:	60K	48K	32K			
LQFP44 10x10: LQFP64 10x10: LQFP64 14x14:	[] ST72P321(J9)T [] ST72P321(AR9)T [] ST72P321(R9)T [] ST72P321(R9)T	[] ST72P321(J7)T [] ST72P321(AR7)T [] ST72P321(R7)T	[] ST72P321(AR6)T [] ST72P321(R6)T			
ROM DEVICE:	60K	48K	32K			
	[]] OT70001/ I0)T					
LQFP44 10x10: LQFP64 10x10: LQFP64 14x14:	[] ST72321(J9)1 [] ST72321(AR9)T [] ST72321(R9)T	[] \$172321(J7)1 [] \$T72321(AR7)T [] \$T72321(R7)T	[] ST72321(AR6)T [] ST72321(R6)T			
Conditioning for LQFP page	ckage (check only one opti	on):				
	[] Tape & Reel	[] Tray				
Temperature range :	[] A (-40°C to +85°C) [] B (-40°C to +105°C) [] C (-40°C to +125°C)					
Special Marking:	Special Marking: [] No [] Yes "" (10 characters max) Authorized characters are letters, digits, ',',',' and spaces only.					
Clock Source Selection:	Clock Source Selection: [] Resonator: [] LP: Low power resonator (1 to 2 MHz) [] MP: Medium power resonator (2 to 4 MHz) [] MS: Medium speed resonator (4 to 8 MHz) [] HS: High speed resonator (8 to 16 MHz) [] Internal RC <sup>(1)</sup> [] Internal RC <sup>(1)</sup>					
PLL <sup>(2)</sup>	[] Disabled	[] Enabled				
LVD Reset	[] Disabled [] Med.threshold	[] High threshold [] Low threshold				
Reset Delay	[] 256 Cycles	[] 4096 Cycles				
Watchdog Selection	[] Software Activation	[] Hardware Activation				
Watchdog Reset on Halt:	[] Reset	[] No Reset				
Readout Protection <sup>(3)</sup> :	[] Disabled	[] Enabled				
Date	Signature					
Note 1: Internal RC can only be used if LVD is enabled Note 2: PLL must not be enabled if internal RC or External Clock is selected. Note 3: Readout protection not supported if LVD is enabled.						
Caution: The Readout Protection binary value is inverted between ROM and Flash products. The option byte checksum will differ between ROM and Flash.						
Please download the latest version of this option list from www.st.com.						

