



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PS2, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc200ld2an

Table of Contents

LIST OF FIGURES	5
LIST OF TABLES	6
1 GENERAL DESCRIPTION	7
2 FEATURES	8
2.1 NuMicro™ NUC200 Features – Advanced Line	8
2.2 NuMicro™ NUC220 Features – USB Line	12
3 PARTS INFORMATION LIST AND PIN CONFIGURATION	16
3.1 NuMicro™ NUC200/220xxxAN Selection Guide	16
3.1.1 NuMicro™ NUC200 Advanced Line Selection Guide	16
3.1.2 NuMicro™ NUC220 USB Line Selection Guide	16
3.2 Pin Configuration	18
3.2.1 NuMicro™ NUC200 Pin Diagram	18
3.2.2 NuMicro™ NUC220 Pin Diagram	21
3.3 Pin Description	24
3.3.1 NuMicro™ NUC200 Pin Description	24
3.3.2 NuMicro™ NUC220 Pin Description	31
4 BLOCK DIAGRAM	38
4.1 NuMicro™ NUC200 Block Diagram	38
4.2 NuMicro™ NUC220 Block Diagram	39
5 FUNCTIONAL DESCRIPTION	40
5.1 ARM® Cortex™-M0 Core	40
5.2 System Manager	42
5.2.1 Overview	42
5.2.2 System Reset	42
5.2.3 System Power Distribution	43
5.2.4 System Memory Map	45
5.2.5 System Timer (SysTick)	47
5.2.6 Nested Vectored Interrupt Controller (NVIC)	48
5.2.7 System Control (SCS)	54
5.3 Clock Controller	54
5.3.1 Overview	54
5.3.2 Clock Generator	56
5.3.3 System Clock and SysTick Clock	57
5.3.4 Peripherals Clock	58
5.3.5 Power-down Mode Clock	58
5.3.6 Frequency Divider Output	59
5.4 USB Device Controller (USB)	60
5.4.1 Overview	60
5.4.2 Features	60
5.5 General Purpose I/O (GPIO)	61
5.5.1 Overview	61

- Two slave/device select lines in Master mode, and one slave/device select line in Slave mode
- Supports Byte Suspend mode in 32-bit transmission
- Supports PDMA mode
- Supports three wire, no slave select signal, bi-direction interface
- I²C
 - Up to two sets of I²C device
 - Master/Slave mode
 - Bidirectional data transfer between masters and slaves
 - Multi-master bus (no central master)
 - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
 - Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
 - Programmable clocks allowing for versatile rate control
 - Supports multiple address recognition (four slave address with mask option)
 - Supports wake-up function
- I²S
 - Interface with external audio CODEC
 - Operate as either Master or Slave mode
 - Capable of handling 8-, 16-, 24- and 32-bit word sizes
 - Supports mono and stereo audio data
 - Supports I²S and MSB justified data format
 - Provides two 8 word FIFO data buffers, one for transmitting and the other for receiving
 - Generates interrupt requests when buffer levels cross a programmable boundary
 - Supports two DMA requests, one for transmitting and the other for receiving
- PS/2 Device
 - Host communication inhibit and request to send detection
 - Reception frame error detection
 - Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
 - Double buffer for data reception
 - Software override bus
- ADC
 - 12-bit SAR ADC with 760 kSPS
 - Up to 8-ch single-end input or 4-ch differential input
 - Single scan/single cycle scan/continuous scan
 - Each channel with individual result register
 - Scan on enabled channels
 - Threshold voltage detection
 - Conversion started by software programming or external input
 - Supports PDMA mode
- Analog Comparator
 - Up to two analog comparators
 - External input or internal Band-gap voltage selectable at negative node
 - Interrupt when compare result change
 - Supports Power-down wake-up
- Smart Card Host (SC)



3.2.2.3 NuMicro™ NUC220LxxAN LQFP 48-pin




Figure 3-7 NuMicro™ NUC220LxxAN LQFP 48-pin Diagram



Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			SPI3_MOSI0	I/O	1 st SPI3 MOSI (Master Out, Slave In) pin.
17			PD.12	I/O	General purpose digital I/O pin.
			SPI3_MISO1	I/O	2 nd SPI3 MISO (Master In, Slave Out) pin.
18			PD.13	I/O	General purpose digital I/O pin.
			SPI3_MOSI1	I/O	2 nd SPI3 MOSI (Master Out, Slave In) pin.
19	10	8	PB.4	I/O	General purpose digital I/O pin.
			UART1_RXD	I	Data receiver input pin for UART1.
20	11	9	PB.5	I/O	General purpose digital I/O pin.
			UART1_TXD	O	Data transmitter output pin for UART1.
21	12		PB.6	I/O	General purpose digital I/O pin.
			UART1_nRTS	O	Request to Send output pin for UART1.
22	13		PB.7	I/O	General purpose digital I/O pin.
			UART1_nCTS	I	Clear to Send input pin for UART1.
23	14	10	LDO_CAP	P	LDO output pin.
24	15	11	V _{DD}	P	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
25	16	12	V _{SS}	P	Ground pin for digital circuit.
26			PE.12	I/O	General purpose digital I/O pin.
27			PE.11	I/O	General purpose digital I/O pin.
28			PE.10	I/O	General purpose digital I/O pin.
29			PE.9	I/O	General purpose digital I/O pin.
30			PE.8	I/O	General purpose digital I/O pin.
31			PE.7	I/O	General purpose digital I/O pin.
32	17	13	PB.0	I/O	General purpose digital I/O pin.
			UART0_RXD	I	Data receiver input pin for UART0.
33	18	14	PB.1	I/O	General purpose digital I/O pin.
			UART0_TXD	O	Data transmitter output pin for UART0.
34	19	15	PB.2	I/O	General purpose digital I/O pin.
			UART0_nRTS	O	Request to Send output pin for UART0.
			TM2_EXT	I	Timer2 external capture input pin.
			CMP0_O	O	Comparator0 output pin.

3.3.2 NuMicro™ NUC220 Pin Description

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
1			PE.15	I/O	General purpose digital I/O pin.
2			PE.14	I/O	General purpose digital I/O pin.
3			PE.13	I/O	General purpose digital I/O pin.
4	1		PB.14	I/O	General purpose digital I/O pin.
			INT0	I	External interrupt0 input pin.
			SPI3_SS1	I/O	2 nd SPI3 slave select pin.
5	2		PB.13	I/O	General purpose digital I/O pin.
			CMP1_O	O	Comparator1 output pin.
6	3	1	V _{BAT}	P	Power supply by batteries for RTC.
7	4	2	X32_OUT	O	External 32.768 kHz (low speed) crystal output pin.
8	5	3	X32_IN	I	External 32.768 kHz (low speed) crystal input pin.
9	6	4	PA.11	I/O	General purpose digital I/O pin.
			I2C1_SCL	I/O	I ² C1 clock pin.
10	7	5	PA.10	I/O	General purpose digital I/O pin.
			I2C1_SDA	I/O	I ² C1 data input/output pin.
11	8	6	PA.9	I/O	General purpose digital I/O pin.
			I2C0_SCL	I/O	I ² C0 clock pin.
12	9	7	PA.8	I/O	General purpose digital I/O pin.
			I2C0_SDA	I/O	I ² C0 data input/output pin.
13			PD.8	I/O	General purpose digital I/O pin.
			SPI3_SS0	I/O	1 st SPI3 slave select pin.
14			PD.9	I/O	General purpose digital I/O pin.
			SPI3_CLK	I/O	SPI3 serial clock pin.
15			PD.10	I/O	General purpose digital I/O pin.
			SPI3_MISO0	I/O	1 st SPI3 MISO (Master In, Slave Out) pin.
16			PD.11	I/O	General purpose digital I/O pin.
			SPI3_MOSI0	I/O	1 st SPI3 MOSI (Master Out, Slave In) pin.
17			PD.12	I/O	General purpose digital I/O pin.
			SPI3_MISO1	I/O	2 nd SPI3 MISO (Master In, Slave Out) pin.



4.2 NuMicro™ NUC220 Block Diagram




Figure 4-2 NuMicro™ NUC220 Block Diagram

5 FUNCTIONAL DESCRIPTION

5.1 ARM® Cortex™-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex™-M profile processor. The profile supports two modes -Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 5-1 shows the functional controller of processor.




Figure 5-1 Functional Controller Diagram

The implemented device provides the following components and features:

- A low gate count processor:
 - ◆ ARMv6-M Thumb® instruction set
 - ◆ Thumb-2 technology
 - ◆ ARMv6-M compliant 24-bit SysTick timer
 - ◆ A 32-bit hardware multiplier
 - ◆ System interface supported with little-endian data accesses
 - ◆ Ability to have deterministic, fixed-latency, interrupt handling
 - ◆ Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
 - ◆ C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
 - ◆ Low Power Sleep mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature

- NVIC:
 - ◆ 32 external interrupt inputs, each with four levels of priority
 - ◆ Dedicated Non-maskable Interrupt (NMI) input
 - ◆ Supports for both level-sensitive and pulse-sensitive interrupt lines
 - ◆ Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support:
 - ◆ Four hardware breakpoints
 - ◆ Two watchpoints
 - ◆ Program Counter Sampling Register (PCSR) for non-intrusive code profiling
 - ◆ Single step and vector catch capabilities
- Bus interfaces:
 - ◆ Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
 - ◆ Single 32-bit slave port that supports the DAP (Debug Access Port).

5.2 System Manager

5.2.1 Overview

System management includes the following sections:

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset , multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

5.2.2 System Reset

The system reset can be issued by one of the following listed events. For these reset event flags can be read by RSTSRC register.

- Power-on Reset
- Low level on the nRESET pin
- Watchdog Time-out Reset
- Low Voltage Reset
- Brown-out Detector Reset
- CPU Reset
- System Reset

System Reset and Power-on Reset all reset the whole chip including all peripherals. The difference between System Reset and Power-on Reset is external crystal circuit and ISPCON.BS bit. System Reset does not reset external crystal circuit and ISPCON.BS bit, but Power-on Reset does.

5.2.3 System Power Distribution

In this chip, the power distribution is divided into four segments.

- Analog power from AV_{DD} and AV_{SS} provides the power for analog components operation.
- Digital power from V_{DD} and V_{SS} supplies the power to the internal regulator which provides a fixed 1.8 V power for digital operation and I/O pins.
- USB transceiver power from USB_VBUS offers the power for operating the USB transceiver.
- Battery power from V_{BAT} supplies the RTC and external 32.768 kHz crystal.

The outputs of internal voltage regulators, LDO_CAP and USB_VDD33_CAP , require an external capacitor which should be located close to the corresponding pin. Analog power (AV_{DD}) should be the same voltage level of the digital power (V_{DD}). Figure 5-2 shows the power distribution of NuMicro™ NUC200; Figure 5-3 shows the power distribution of NuMicro™ NUC220.




Figure 5-2 NuMicro™ NUC200 Power Distribution Diagram

5.2.6.1 Exception Model and System Interrupt Map

The following table lists the exception model supported by NuMicro™ NUC200 Series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as “0” and the lowest priority is denoted as “3”. The default priority of all the user-configurable interrupts is “0”. Note that priority “0” is treated as the fourth priority on the system, after three system exceptions “Reset”, “NMI” and “Hard Fault”.

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 5-2 Exception Model

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt Description
0 ~ 15	-	-	-	System exceptions
16	0	BOD_INT	Brown-out	Brown-out low voltage detected interrupt
17	1	WDT_INT	WDT	Watchdog Timer interrupt
18	2	EINT0	GPIO	External signal interrupt from PB.14 pin
19	3	EINT1	GPIO	External signal interrupt from PB.15 pin
20	4	GPAB_INT	GPIO	External signal interrupt from PA[15:0]/PB[13:0]
21	5	GPCDEF_INT	GPIO	External interrupt from PC[15:0]/PD[15:0]/PE[15:0]/ PF[3:0]
22	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt
23	7	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt
24	8	TMR0_INT	TMR0	Timer 0 interrupt
25	9	TMR1_INT	TMR1	Timer 1 interrupt
26	10	TMR2_INT	TMR2	Timer 2 interrupt

IRQ23_SRC	INT_BA+0x5C	R	IRQ23 (USB) interrupt source identity	0XXXXX_XXXX
IRQ24_SRC	INT_BA+0x60	R	IRQ24 (PS/2) interrupt source identity	0XXXXX_XXXX
IRQ25_SRC	INT_BA+0x64	R	IRQ25 (ACMP) interrupt source identity	0XXXXX_XXXX
IRQ26_SRC	INT_BA+0x68	R	IRQ26 (PDMA) interrupt source identity	0XXXXX_XXXX
IRQ27_SRC	INT_BA+0x6C	R	IRQ27 (I ² S) interrupt source identity	0XXXXX_XXXX
IRQ28_SRC	INT_BA+0x70	R	IRQ28 (PWRWU) interrupt source identity	0XXXXX_XXXX
IRQ29_SRC	INT_BA+0x74	R	IRQ29 (ADC) interrupt source identity	0XXXXX_XXXX
IRQ30_SRC	INT_BA+0x78	R	IRQ30 (IRCT) interrupt source identity	0XXXXX_XXXX
IRQ31_SRC	INT_BA+0x7C	R	IRQ31 (RTC) interrupt source identity	0XXXXX_XXXX
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000
MCU_IRQ	INT_BA+0x84	R/W	MCU interrupt request source register	0x0000_0000

5.3.3 System Clock and SysTick Clock

The system clock has 5 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK_S (CLKSEL0[2:0]). The block diagram is shown in Figure 5-6.




Figure 5-6 System Clock Block Diagram

The clock source of SysTick in Cortex™-M0 core can use CPU clock or external clock (SYST_CSR[2]). If using external clock, the SysTick clock (STCLK) has 5 clock sources. The clock source switch depends on the setting of the register STCLK_S (CLKSEL0[5:3]). The block diagram is shown in Figure 5-7.




Figure 5-7 SysTick Clock Control Block Diagram

5.10 Timer Controller (TMR)

5.10.1 Overview

The timer controller includes four 32-bit timers, TIMER0~TIMER3, allowing user to easily implement a timer control for applications. The timer can perform functions, such as frequency measurement, event counting, interval measurement, clock generation, and delay timing. The timer can generate an interrupt signal upon time-out, or provide the current value during operation.

5.10.2 Features

- Four sets of 32-bit timers with 24-bit up counter and one 8-bit prescale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Time-out period = (Period of timer clock input) * (8-bit prescale counter + 1) * (24-bit TCMP)
- Maximum counting cycle time = $(1 / T \text{ MHz}) * (2^8) * (2^{24})$, T is the period of timer clock
- 24-bit up counter value is readable through TDR (Timer Data Register)
- Supports event counting function to count the event from external pin
- Supports external pin capture function for interval measurement
- Supports external pin capture function for reset timer counter
- Supports chip wake-up from Idle/Power-down mode if a timer interrupt signal is generated (TIF set to 1)

5.14 PS/2 Device Controller (PS2D)

5.14.1 Overview

PS/2 device controller provides a basic timing control for PS/2 communication. All communication between the device and the host is managed through the PS2_CLK and PS2_DAT pins. Unlike PS/2 keyboard or mouse device controller, the receive/transmit code needs to be translated as meaningful code by firmware. The device controller generates the PS2_CLK signal after receiving a “Request to Send” state, but host has ultimate control over communication. Data of PS2_DAT line sent from the host to the device is read on the rising edge and sent from the device to the host is change after rising edge. A 16 bytes FIFO is used to reduce CPU intervention. Software can select 1 to 16 bytes for a continuous transmission.

5.14.2 Features

- Host communication inhibit and Request to Send state detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- Software override bus

5.18 PDMA Controller (PDMA)

5.18.1 Overview

The NuMicro™ NUC200 series DMA contains nine-channel peripheral direct memory access (PDMA) controller and a cyclic redundancy check (CRC) generator.

The PDMA that transfers data to and from memory or transfer data to and from APB devices. For PDMA channel (PDMA CH0~CH8), there is one-word buffer as transfer buffer between the Peripherals APB devices and Memory. Software can stop the PDMA operation by disable PDMA PDMA_CSRx[PDMACEN]. The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well.

The DMA controller contains a cyclic redundancy check (CRC) generator that can perform CRC calculation with programmable polynomial settings. The CRC engine supports CPU PIO mode and DMA transfer mode.

5.18.2 Features

- Supports nine PDMA channels and one CRC channel. Each PDMA channel can support a unidirectional transfer
- AMBA AHB master/slave interface compatible, for data transfer and register read/write
- Hardware round robin priority scheme. DMA channel 0 has the highest priority and channel 8 has the lowest priority
- PDMA operation
 - Peripheral-to-memory, memory-to-peripheral, and memory-to-memory transfer
 - Supports word/half-word/byte transfer data width from/to peripheral
 - Supports address direction: increment, fixed.
- Cyclic Redundancy Check (CRC)
 - Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
 - CRC-CCITT: $X^{16} + X^{12} + X^5 + 1$
 - CRC-8: $X^8 + X^2 + X + 1$
 - CRC-16: $X^{16} + X^{15} + X^2 + 1$
 - CRC-32: $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
 - Supports programmable CRC seed value.
 - Supports programmable order reverse setting for input data and CRC checksum.
 - Supports programmable 1's complement setting for input data and CRC checksum.
 - Supports CPU PIO mode or DMA transfer mode.
 - Supports the follows write data length in CPU PIO mode
 - 8-bit write mode (byte): 1-AHB clock cycle operation.
 - 16-bit write mode (half-word): 2-AHB clock cycle operation.
 - 32-bit write mode (word): 4-AHB clock cycle operation.
 - Supports byte alignment transfer data length and word alignment transfer source address in CRC DMA mode.



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I _{IDLE10}		1.7		mA	V _{DD} = 5.5V All IP and PLL disabled, XTAL = 4 MHz
	I _{IDLE11}		2.4		mA	V _{DD} = 3.3V, All IP enabled and PLL disabled, XTAL = 4 MHz
	I _{IDLE12}		0.8		mA	V _{DD} = 3.3V, All IP and PLL disabled, XTAL = 4 MHz
Operating Current Idle Mode at 32.768 kHz	I _{IDLE13}		133		μA	V _{DD} = 5.5V, All IP enabled and PLL disabled, XTAL = 32.768 kHz
	I _{IDLE14}		120		μA	V _{DD} = 5.5V, All IP and PLL disabled, XTAL = 32.768 kHz
	I _{IDLE15}		133		μA	V _{DD} = 3.3V, All IP enabled and PLL disabled, XTAL = 32.768 kHz
	I _{IDLE16}		120		μA	V _{DD} = 3.3V, All IP and PLL disabled, XTAL = 32.768 kHz
Operating Current Idle Mode at 10 kHz	I _{IDLE13}		122		μA	V _{DD} = 5.5V, All IP enabled and PLL disabled, LIRC10 kHz enabled
	I _{IDLE14}		118		μA	V _{DD} = 5.5V, All IP and PLL disabled, LIRC10 kHz enabled
	I _{IDLE15}		122		μA	V _{DD} = 3.3V, All IP enabled and PLL disabled, LIRC10 kHz enabled
	I _{IDLE16}		118		μA	V _{DD} = 3.3V All IP and PLL disabled, LIRC10 kHz enabled
Standby Current	I _{PWD1}		15		μA	V _{DD} = 5.5V, RTC disabled, When BOD function disabled




Figure 6-1 Typical Crystal Application Circuit

6.3.3 External 32.768 kHz Low Speed Crystal Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation Voltage V_{DD}	-	2.5	-	5.5	V
Operation Temperature	-	-40	-	85	°C
Operation Current	32.768KHz at $V_{DD}=5V$		1.5		μA
Clock Frequency	External crystal	-	32.768	-	kHz

6.3.4 Internal 22.1184 MHz High Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation Voltage V_{DD}	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184	-	MHz
Calibrated Internal Oscillator Frequency	+25°C; $V_{DD} = 5V$	-1	-	+1	%
	-40°C ~ +85°C; $V_{DD} = 2.5V \sim 5.5V$	-3	-	+3	%
Operation Current	$V_{DD} = 5V$	-	500	-	uA

6.3.5 Internal 10 kHz Low Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation Voltage V_{DD}	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrated Internal Oscillator Frequency	+25°C; $V_{DD} = 5V$	-30	-	+30	%

	-40°C ~ +85°C; V _{DD} =2.5 V~5.5 V	-50	-	+50	%
--	--	-----	---	-----	---

6.4 Analog Characteristics

6.4.1 12-bit SARADC Specification

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
-	Resolution	-	-	12	Bit
DNL	Differential nonlinearity error	-	-1~2	-1~4	LSB
INL	Integral nonlinearity error	-	±2	±4	LSB
EO	Offset error	-	±1	10	LSB
EG	Gain error (Transfer gain)	-	1	1.005	-
-	Monotonic	Guaranteed			
F _{ADC}	ADC clock frequency (AV _{DD} = 5V/3V)	-	-	16/8	MHz
F _S	Sample rate	-	-	760	kSPS
V _{DDA}	Supply voltage	3	-	5.5	V
I _{DD}	Supply current (Avg.)	-	0.5	-	mA
I _{DDA}		-	1.5	-	mA
V _{REF}	Reference voltage	3	-	V _{DDA}	V
I _{REF}	Reference current (Avg.)	-	1	-	mA
V _{IN}	Input voltage	0	-	V _{REF}	V

6.4.2 LDO and Power Management Specification

PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Input Voltage V _{DD}	2.5		5.5	V	V _{DD} input voltage
Output Voltage	1.62	1.8	1.98	V	V _{DD} > 2.5 V
Operating Temperature	-40	25	85	°C	
Cbp	-	1	-	μF	R _{ESR} = 1 Ω

Note:

1. It is recommended that a 10 μF or higher capacitor and a 100 nF bypass capacitor are connected between V_{DD} and the closest V_{SS} pin of the device.
2. To ensure power stability, a 1 μF or higher capacitor must be connected between LDO_CAP pin and the closest V_{SS} pin of the device.

6.4.8 USB PHY Specification

6.4.8.1 USB DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High (driven)		2.0			V
V _{IL}	Input Low				0.8	V
V _{DI}	Differential Input Sensitivity	PADP-PADM	0.2			V
V _{CM}	Differential Common-mode Range	Includes V _{DI} range	0.8		2.5	V
V _{SE}	Single-ended Receiver Threshold		0.8		2.0	V
	Receiver Hysteresis			200		mV
V _{OL}	Output Low (driven)		0		0.3	V
V _{OH}	Output High (driven)		2.8		3.6	V
V _{CRS}	Output Signal Cross Voltage		1.3		2.0	V
R _{PU}	Pull-up Resistor		1.425		1.575	kΩ
V _{TRM}	Termination Voltage for Upstream Port Pull-up (RPU)		3.0		3.6	V
Z _{DRV}	Driver Output Resistance	Steady state drive*		10		Ω
C _{IN}	Transceiver Capacitance	Pin to GND			20	pF

*Driver output resistance doesn't include series resistor resistance.

6.4.8.2 USB Full-Speed Driver Electrical Characteristics

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
T _{FR}	Rise Time	C _L =50p	4		20	ns
T _{FF}	Fall Time	C _L =50p	4		20	ns
T _{FRFF}	Rise and Fall Time Matching	T _{FRFF} =T _{FR} /T _{FF}	90		111.11	%

6.4.8.3 USB Power Dissipation

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{VBUS}	USB_VBUS Current (Steady State)	Standby		50		μA