



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PS2, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc200le3an">https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc200le3an</a>

- Timer
  - Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
  - Independent clock source for each timer
  - Provides one-shot, periodic, toggle and continuous counting operation modes
  - Supports event counting function
  - Supports input capture function
- Watchdog Timer
  - Multiple clock sources
  - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
  - Wake-up from Power-down or Idle mode
  - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
  - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
  - Supports software compensation by setting frequency compensate register (FCR)
  - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Supports Alarm registers (second, minute, hour, day, month, year)
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
  - Supports battery power pin ( $V_{BAT}$ )
  - Supports wake-up function
- PWM/Capture
  - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
  - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
  - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
  - Supports Capture interrupt
- UART
  - Up to three UART controllers
  - UART ports with flow control (TXD, RXD, nCTS and nRTS)
  - UART0 with 64-byte FIFO is for high speed
  - UART1/2(optional) with 16-byte FIFO for standard device
  - Supports IrDA (SIR) and LIN function
  - Supports RS-485 9-bit mode and direction control
  - Programmable baud-rate generator up to 1/16 system clock
  - Supports PDMA mode
- SPI
  - Up to four sets of SPI controllers
  - The maximum SPI clock rate of Master can up to 36 MHz (chip working at 5V)
  - The maximum SPI clock rate of Slave can up to 18 MHz (chip working at 5V)
  - Supports SPI Master/Slave mode
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 8 to 32 bits
  - MSB or LSB first data transfer
  - Rx and Tx on both rising or falling edge of serial clock independently

- Two slave/device select lines in Master mode, and one slave/device select line in Slave mode
- Supports Byte Suspend mode in 32-bit transmission
- Supports PDMA mode
- Supports three wire, no slave select signal, bi-direction interface
- I<sup>2</sup>C
  - Up to two sets of I<sup>2</sup>C device
  - Master/Slave mode
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master)
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
  - Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
  - Programmable clocks allowing for versatile rate control
  - Supports multiple address recognition (four slave address with mask option)
  - Supports wake-up function
- I<sup>2</sup>S
  - Interface with external audio CODEC
  - Operate as either Master or Slave mode
  - Capable of handling 8-, 16-, 24- and 32-bit word sizes
  - Supports mono and stereo audio data
  - Supports I<sup>2</sup>S and MSB justified data format
  - Provides two 8 word FIFO data buffers, one for transmitting and the other for receiving
  - Generates interrupt requests when buffer levels cross a programmable boundary
  - Supports two DMA requests, one for transmitting and the other for receiving
- PS/2 Device
  - Host communication inhibit and request to send detection
  - Reception frame error detection
  - Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
  - Double buffer for data reception
  - Software override bus
- ADC
  - 12-bit SAR ADC with 760 kSPS
  - Up to 8-ch single-end input or 4-ch differential input
  - Single scan/single cycle scan/continuous scan
  - Each channel with individual result register
  - Scan on enabled channels
  - Threshold voltage detection
  - Conversion started by software programming or external input
  - Supports PDMA mode
- Analog Comparator
  - Up to two analog comparators
  - External input or internal Band-gap voltage selectable at negative node
  - Interrupt when compare result change
  - Supports Power-down wake-up
- Smart Card Host (SC)

- Supports PDMA mode
- Analog Comparator
  - Up to two analog comparators
  - External input or internal Band-gap voltage selectable at negative node
  - Interrupt when compare result change
  - Supports Power-down wake-up
- Smart Card Host (SC)
  - Compliant to ISO-7816-3 T=0, T=1
  - Supports up to three ISO-7816-3 ports
  - Separate receive / transmit 4 bytes entry FIFO for data payloads
  - Programmable transmission clock frequency
  - Programmable receiver buffer trigger level
  - Programmable guard time selection (11 ETU ~ 266 ETU)
  - One 24-bit and two 8-bit time-out counters for Answer to Request (ATR) and waiting times processing
  - Supports auto inverse convention function
  - Supports transmitter and receiver error retry and error limit function
  - Supports hardware activation sequence process
  - Supports hardware warm reset sequence process
  - Supports hardware deactivation sequence process
  - Supports hardware auto deactivation sequence when detecting the card removal
- 96-bit unique ID (UID)
- One built-in temperature sensor with 1°C resolution
- Brown-out Detector
  - With 4 levels: 4.4 V/3.7 V/2.7 V/2.2 V
  - Supports Brown-out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage level: 2.0 V
- Operating Temperature: -40°C ~ 85°C
- Packages:
  - All Green package (RoHS)
  - LQFP 100-pin / 64-pin / 48-pin

## 3.2.1.2 NuMicro™ NUC200RxxAN LQFP 64-pin




Figure 3-3 NuMicro™ NUC200SxxAN LQFP 64-pin Diagram

## 3.2.2 NuMicro™ NUC220 Pin Diagram

## 3.2.2.1 NuMicro™ NUC220VxxAN LQFP 100-pin




Figure 3-5 NuMicro™ NUC220VxxAN LQFP 100-pin Diagram





Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
35	20	16	PB.3	I/O	General purpose digital I/O pin.
			UART0_nCTS	I	Clear to Send input pin for UART0.
			TM3_EXT	I	Timer3 external capture input pin.
			SC2_CD	I	SmartCard2 card detect pin.
36	21		PD.6	I/O	General purpose digital I/O pin.
37	22		PD.7	I/O	General purpose digital I/O pin.
38	23		PD.14	I/O	General purpose digital I/O pin.
			UART2_RXD	I	Data receiver input pin for UART2.
39	24		PD.15	I/O	General purpose digital I/O pin.
			UART2_TXD	O	Data transmitter output pin for UART2.
40			PC.5	I/O	General purpose digital I/O pin.
			SPI0_MOSI1	I/O	2 <sup>nd</sup> SPI0 MOSI (Master Out, Slave In) pin.
41			PC.4	I/O	General purpose digital I/O pin.
			SPI0_MISO1	I/O	2 <sup>nd</sup> SPI0 MISO (Master In, Slave Out) pin.
42	25	17	PC.3	I/O	General purpose digital I/O pin.
			SPI0_MOSI0	I/O	1 <sup>st</sup> SPI0 MOSI (Master Out, Slave In) pin.
			I2S_DO	O	I <sup>2</sup> S data output.
43	26	18	PC.2	I/O	General purpose digital I/O pin.
			SPI0_MISO0	I/O	1 <sup>st</sup> SPI0 MISO (Master In, Slave Out) pin.
			I2S_DI	I	I <sup>2</sup> S data input.
44	27	19	PC.1	I/O	General purpose digital I/O pin.
			SPI0_CLK	I/O	SPI0 serial clock pin.
			I2S_BCLK	I/O	I <sup>2</sup> S bit clock pin.
45	28	20	PC.0	I/O	General purpose digital I/O pin.
			SPI0_SS0	I/O	1 <sup>st</sup> SPI0 slave select pin.
			I2S_LRCK	I/O	I <sup>2</sup> S left right channel clock.
46			PE.6	I/O	General purpose digital I/O pin.
47	29	21	PE.5	I/O	General purpose digital I/O pin.
			PWM5	I/O	PWM5 output/Capture input.
			TM1_EXT	I	Timer1 external capture input pin.

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			SC2_PWR	<b>O</b>	SmartCard2 power pin.
63	38	26	PA.14	<b>I/O</b>	General purpose digital I/O pin.
			PWM2	<b>I/O</b>	PWM2 output/Capture input.
			SC2_RST	<b>O</b>	SmartCard2 reset pin.
64	39	27	PA.13	<b>I/O</b>	General purpose digital I/O pin.
			PWM1	<b>I/O</b>	PWM1 output/Capture input.
			SC2_CLK	<b>O</b>	SmartCard2 clock pin.
65	40	28	PA.12	<b>I/O</b>	General purpose digital I/O pin.
			PWM0	<b>I/O</b>	PWM0 output/Capture input.
			SC2_DAT	<b>O</b>	SmartCard2 data pin.
66	41	29	ICE_DAT	<b>I/O</b>	Serial wire debugger data pin.
67	42	30	ICE_CLK	<b>I</b>	Serial wire debugger clock pin.
68			V <sub>DD</sub>	<b>P</b>	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
69			V <sub>SS</sub>	<b>P</b>	Ground pin for digital circuit.
70	43	31	AV <sub>SS</sub>	<b>AP</b>	Ground pin for analog circuit.
71	44	32	PA.0	<b>I/O</b>	General purpose digital I/O pin.
			ADC0	<b>AI</b>	ADC0 analog input.
			SC0_PWR	<b>O</b>	SmartCard0 power pin.
72	45	33	PA.1	<b>I/O</b>	General purpose digital I/O pin.
			ADC1	<b>AI</b>	ADC1 analog input.
			SC0_RST	<b>O</b>	SmartCard0 reset pin.
73	46	34	PA.2	<b>I/O</b>	General purpose digital I/O pin.
			ADC2	<b>AI</b>	ADC2 analog input.
			SC0_CLK	<b>O</b>	SmartCard0 clock pin.
74	47	35	PA.3	<b>I/O</b>	General purpose digital I/O pin.
			ADC3	<b>AI</b>	ADC3 analog input.
			SC0_DAT	<b>O</b>	SmartCard0 data pin.
75	48	36	PA.4	<b>I/O</b>	General purpose digital I/O pin.
			ADC4	<b>AI</b>	ADC4 analog input.
			SC1_PWR	<b>O</b>	SmartCard1 power pin.



Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
89	55		PC.15	I/O	General purpose digital I/O pin.
			CMP1_N	AI	Comparator1 negative input pin.
90	56		PC.14	I/O	General purpose digital I/O pin.
			CMP1_P	AI	Comparator1 positive input pin.
91	57	43	PB.15	I/O	General purpose digital I/O pin.
			INT1	I	External interrupt1 input pin.
			TM0_EXT	I	Timer 0 external capture input pin.
92	58	44	PF.0	I/O	General purpose digital I/O pin.
			XT1_OUT	O	External 4~24 MHz (high speed) crystal output pin.
93	59	45	PF.1	I/O	General purpose digital I/O pin.
			XT1_IN	I	External 4~24 MHz (high speed) crystal input pin.
94	60	46	nRESET	I	External reset input: active LOW, with an internal pull-up. Set this pin low reset chip to initial state.
95	61		V <sub>SS</sub>	P	Ground pin for digital circuit.
96	62		V <sub>DD</sub>	P	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
97			PF.2	I/O	General purpose digital I/O pin.
			PS2_DAT	I/O	PS2 data pin.
98			PF.3	I/O	General purpose digital I/O pin.
			PS2_CLK	I/O	PS2 clock pin.
99	63	47	PV <sub>SS</sub>	P	PLL ground.
100	64	48	PB.8	I/O	General purpose digital I/O pin.
			STADC	I	ADC external trigger input.
			TM0	I/O	Timer0 event counter input / toggle output.
			CLKO	O	Frequency divider clock output pin.

**Note:** Pin Type I = Digital Input, O = Digital Output; AI = Analog Input; P = Power Pin; AP = Analog Power.

## 5 FUNCTIONAL DESCRIPTION

### 5.1 ARM® Cortex™-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex™-M profile processor. The profile supports two modes -Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 5-1 shows the functional controller of processor.




Figure 5-1 Functional Controller Diagram

The implemented device provides the following components and features:

- A low gate count processor:
  - ◆ ARMv6-M Thumb® instruction set
  - ◆ Thumb-2 technology
  - ◆ ARMv6-M compliant 24-bit SysTick timer
  - ◆ A 32-bit hardware multiplier
  - ◆ System interface supported with little-endian data accesses
  - ◆ Ability to have deterministic, fixed-latency, interrupt handling
  - ◆ Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
  - ◆ C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
  - ◆ Low Power Sleep mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature

- NVIC:
  - ◆ 32 external interrupt inputs, each with four levels of priority
  - ◆ Dedicated Non-maskable Interrupt (NMI) input
  - ◆ Supports for both level-sensitive and pulse-sensitive interrupt lines
  - ◆ Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support:
  - ◆ Four hardware breakpoints
  - ◆ Two watchpoints
  - ◆ Program Counter Sampling Register (PCSR) for non-intrusive code profiling
  - ◆ Single step and vector catch capabilities
- Bus interfaces:
  - ◆ Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
  - ◆ Single 32-bit slave port that supports the DAP (Debug Access Port).

### 5.2.4 System Memory Map

The NuMicro™ NUC200 Series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in the following table. The detailed register definition, memory space, and programming detailed will be described in the following sections for each on-chip peripheral. The NuMicro™ NUC200 Series only supports little-endian data format.

Address Space	Token	Controllers
<b>Flash and SRAM Memory Space</b>		
0x0000_0000 – 0x0001_FFFF	FLASH_BA	FLASH Memory Space (128 KB)
0x2000_0000 – 0x2000_3FFF	SRAM_BA	SRAM Memory Space (16 KB)
<b>AHB Controllers Space (0x5000_0000 – 0x501F_FFFF)</b>		
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO Control Registers
0x5000_8000 – 0x5000_BFFF	PDMA_BA	Peripheral DMA Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
<b>APB1 Controllers Space (0x4000_0000 ~ 0x400F_FFFF)</b>		
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers
0x4000_8000 – 0x4000_BFFF	RTC_BA	Real Time Clock (RTC) Control Register
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C0_BA	I <sup>2</sup> C0 Interface Control Registers
0x4003_0000 – 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 – 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 – 0x4005_3FFF	UART0_BA	UART0 Control Registers
0x4006_0000 – 0x4006_3FFF	USBD_BA	USB 2.0 FS device Controller Registers
0x400D_0000 – 0x400D_3FFF	ACMP_BA	Analog Comparator Control Registers
0x400E_0000 – 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
<b>APB2 Controllers Space (0x4010_0000 ~ 0x401F_FFFF)</b>		

### 5.2.5 System Timer (SysTick)

The Cortex™-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST\_CVR) to 0, and reload (wrap) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to 0, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST\_CVR value is UNKNOWN on reset. Software should write to the register to clear it to 0 before enabling the feature. This ensures the timer will count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

If the SYST\_RVR is 0, the timer will be maintained with a current value of 0 after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

<b>IRQ23_SRC</b>	INT_BA+0x5C	R	IRQ23 (USB) interrupt source identity	0xFFFF_FFFF
<b>IRQ24_SRC</b>	INT_BA+0x60	R	IRQ24 (PS/2) interrupt source identity	0xFFFF_FFFF
<b>IRQ25_SRC</b>	INT_BA+0x64	R	IRQ25 (ACMP) interrupt source identity	0xFFFF_FFFF
<b>IRQ26_SRC</b>	INT_BA+0x68	R	IRQ26 (PDMA) interrupt source identity	0xFFFF_FFFF
<b>IRQ27_SRC</b>	INT_BA+0x6C	R	IRQ27 (I <sup>2</sup> S) interrupt source identity	0xFFFF_FFFF
<b>IRQ28_SRC</b>	INT_BA+0x70	R	IRQ28 (PWRWU) interrupt source identity	0xFFFF_FFFF
<b>IRQ29_SRC</b>	INT_BA+0x74	R	IRQ29 (ADC) interrupt source identity	0xFFFF_FFFF
<b>IRQ30_SRC</b>	INT_BA+0x78	R	IRQ30 (IRCT) interrupt source identity	0xFFFF_FFFF
<b>IRQ31_SRC</b>	INT_BA+0x7C	R	IRQ31 (RTC) interrupt source identity	0xFFFF_FFFF
<b>NMI_SEL</b>	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000
<b>MCU_IRQ</b>	INT_BA+0x84	R/W	MCU interrupt request source register	0x0000_0000






Figure 5-4 Clock Generator Global View Diagram

## 5.6 I<sup>2</sup>C Serial Interface Controller (I<sup>2</sup>C)

### 5.6.1 Overview

I<sup>2</sup>C is a two-wire, bidirectional serial bus that provides a simple and efficient method of data exchange between devices. The I<sup>2</sup>C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave. Data bits transfer on the SCL and SDA lines are synchronously on a byte-by-byte basis. Each data byte is 8-bit long. There is one SCL clock pulse for each data bit with the MSB being transmitted first, and an acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to Figure 5-10 for more detailed I<sup>2</sup>C BUS Timing.




Figure 5-10 I<sup>2</sup>C Bus Timing

The device's on-chip I<sup>2</sup>C logic provides a serial interface that meets the I<sup>2</sup>C bus standard mode specification. The I<sup>2</sup>C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I<sup>2</sup>C H/W interfaces to the I<sup>2</sup>C bus via two pins: SDA and SCL. Pull-up resistor is needed for I<sup>2</sup>C operation as the SDA and SCL are open drain pins. When I/O pins are used as I<sup>2</sup>C ports, user must set the pins function to I<sup>2</sup>C in advance.

example:

HCLK = 50 MHz, PWM\_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will be  $1/900\text{ns} \approx 1000\text{ kHz}$

## 5.7.2 Features

### 5.7.2.1 PWM function:

- Up to 2 PWM groups (PWMA/PWMB) to support 8 PWM channels or 4 complementary PWM paired channels
- Each PWM group has two PWM generators with each PWM generator supporting one 8-bit prescaler, two clock divider, two PWM-timers, one Dead-zone generator and two PWM outputs.
- Up to 16-bit resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Edge-aligned type or Center-aligned type option


### 5.7.2.2 Capture Function:

- Timing control logic shared with PWM generators
- Supports 8 Capture input channels shared with 8 PWM output channels
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I <sub>DD8</sub>		2.6		mA	V <sub>DD</sub> = 3.3V, All IP and PLL disabled, XTAL = 12 MHz
Operating Current Normal Run Mode at 4 MHz	I <sub>DD9</sub>		3.6		mA	V <sub>DD</sub> = 5.5V, All IP enabled and PLL disabled, XTAL = 4 MHz
	I <sub>DD10</sub>		2		mA	V <sub>DD</sub> = 5.5V, All IP and PLL disabled, XTAL = 4 MHz
	I <sub>DD11</sub>		2.8		mA	V <sub>DD</sub> = 3.3V, All IP enabled and PLL disabled, XTAL = 4 MHz
	I <sub>DD12</sub>		1.2		mA	V <sub>DD</sub> = 3.3V, All IP and PLL disabled, XTAL = 4 MHz
Operating Current Normal Run Mode at 32.768 kHz	I <sub>DD13</sub>		141		μA	V <sub>DD</sub> = 5.5V, All IP enabled and PLL disabled, XTAL = 32.768 kHz
	I <sub>DD14</sub>		129		μA	V <sub>DD</sub> = 5.5V, All IP and PLL disabled, XTAL = 32.768 kHz
	I <sub>DD15</sub>		138		μA	V <sub>DD</sub> = 3.3V, All IP enabled and PLL disabled, XTAL = 32.768 kHz
	I <sub>DD16</sub>		125		μA	V <sub>DD</sub> = 3.3V, All IP and PLL disabled, XTAL = 32.768 kHz
Operating Current Normal Run Mode at 10 kHz	I <sub>DD17</sub>		125		μA	V <sub>DD</sub> = 5.5V, All IP enabled and PLL disabled, LIRC10 kHz enabled
	I <sub>DD18</sub>		120		μA	V <sub>DD</sub> = 5.5V, All IP and PLL disabled, LIRC10 kHz enabled

### 6.3 AC Electrical Characteristics

#### 6.3.1 External 4~24 MHz High Speed Oscillator



**Note:** Duty cycle is 50%.

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
$t_{CHCX}$	Clock High Time		10	-	-	nS
$t_{CLCX}$	Clock Low Time		10	-	-	nS
$t_{CLCH}$	Clock Rise Time		2	-	15	nS
$t_{CHCL}$	Clock Fall Time		2	-	15	nS

#### 6.3.2 External 4~24 MHz High Speed Crystal

PARAMETER	CONDITION	MIN.	TYP..	MAX.	UNIT
Operation Voltage $V_{DD}$	-	2.5	-	5.5	V
Temperature	-	-40	-	85	°C
Operating Current	12 MHz at $V_{DD} = 5V$	-	1	-	mA
Clock Frequency	External crystal	4		24	MHz


##### 6.3.2.1 Typical Crystal Application Circuits

CRYSTAL	C1	C2	R
4 MHz ~ 24 MHz	10~20pF	10~20pF	without



7 PACKAGE DIMENSIONS

7.1 100-pin LQFP (14x14x1.4 mm footprint 2.0 mm)







7.2 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)

