



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PS2, PWM, WDT
Number of I/O	49
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc200sc2an

Table of Contents

LIST OF FIGURES	5
LIST OF TABLES	6
1 GENERAL DESCRIPTION	7
2 FEATURES	8
2.1 NuMicro™ NUC200 Features – Advanced Line	8
2.2 NuMicro™ NUC220 Features – USB Line	12
3 PARTS INFORMATION LIST AND PIN CONFIGURATION	16
3.1 NuMicro™ NUC200/220xxxAN Selection Guide	16
3.1.1 NuMicro™ NUC200 Advanced Line Selection Guide	16
3.1.2 NuMicro™ NUC220 USB Line Selection Guide	16
3.2 Pin Configuration	18
3.2.1 NuMicro™ NUC200 Pin Diagram	18
3.2.2 NuMicro™ NUC220 Pin Diagram	21
3.3 Pin Description	24
3.3.1 NuMicro™ NUC200 Pin Description	24
3.3.2 NuMicro™ NUC220 Pin Description	31
4 BLOCK DIAGRAM	38
4.1 NuMicro™ NUC200 Block Diagram	38
4.2 NuMicro™ NUC220 Block Diagram	39
5 FUNCTIONAL DESCRIPTION	40
5.1 ARM® Cortex™-M0 Core	40
5.2 System Manager	42
5.2.1 Overview	42
5.2.2 System Reset	42
5.2.3 System Power Distribution	43
5.2.4 System Memory Map	45
5.2.5 System Timer (SysTick)	47
5.2.6 Nested Vectored Interrupt Controller (NVIC)	48
5.2.7 System Control (SCS)	54
5.3 Clock Controller	54
5.3.1 Overview	54
5.3.2 Clock Generator	56
5.3.3 System Clock and SysTick Clock	57
5.3.4 Peripherals Clock	58
5.3.5 Power-down Mode Clock	58
5.3.6 Frequency Divider Output	59
5.4 USB Device Controller (USB)	60
5.4.1 Overview	60
5.4.2 Features	60
5.5 General Purpose I/O (GPIO)	61
5.5.1 Overview	61



5.5.2	Features	61
5.6	I ² C Serial Interface Controller (I ² C).....	62
5.6.1	Overview	62
5.6.2	Features	63
5.7	PWM Generator and Capture Timer (PWM)	64
5.7.1	Overview	64
5.7.2	Features	65
5.8	Real Time Clock (RTC).....	66
5.8.1	Overview	66
5.8.2	Features	66
5.9	Serial Peripheral Interface (SPI)	67
5.9.1	Overview	67
5.9.2	Features	67
5.10	Timer Controller (TMR).....	68
5.10.1	Overview	68
5.10.2	Features	68
5.11	Watchdog Timer (WDT).....	69
5.11.1	Overview	69
5.11.2	Features	69
5.12	Window Watchdog Timer (WWDT).....	69
5.12.1	Overview	69
5.12.2	Features	69
5.13	UART Interface Controller (UART)	70
5.13.1	Overview	70
5.13.2	Features	72
5.14	PS/2 Device Controller (PS2D).....	73
5.14.1	Overview	73
5.14.2	Features	73
5.15	I ² S Controller (I ² S)	74
5.15.1	Overview	74
5.15.2	Features	74
5.16	Analog-to-Digital Converter (ADC)	75
5.16.1	Overview	75
5.16.2	Features	75
5.17	Analog Comparator (ACMP).....	76
5.17.1	Overview	76
5.17.2	Features	76
5.18	PDMA Controller (PDMA)	77
5.18.1	Overview	77
5.18.2	Features	77
5.19	Smart Card Host Interface (SC).....	78
5.19.1	Overview	78
5.19.2	Features	78
5.20	FLASH MEMORY CONTROLLER (FMC)	79

List of Tables

Table 1-1 Connectivity Support Table.....	7
Table 5-1 Address Space Assignments for On-Chip Controllers.....	46
Table 5-2 Exception Model	49
Table 5-3 System Interrupt Map.....	50
Table 5-4 Vector Table Format	51
Table 5-9 UART Baud Rate Equation.....	70
Table 5-10 UART Baud Rate Setting Table.....	71

2 FEATURES

The equipped features are dependent on the product line and their sub products.

2.1 NuMicro™ NUC200 Features – Advanced Line

- ARM® Cortex™-M0 core
 - Runs up to 50 MHz
 - One 24-bit system timer
 - Supports low power sleep mode
 - Single-cycle 32-bit hardware multiplier
 - NVIC for the 32 interrupt inputs, each with 4-levels of priority
 - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Built-in LDO for wide operating voltage ranged from 2.5 V to 5.5 V
- Flash Memory
 - 32K/64K/128K bytes Flash for program code
 - 4 KB flash for ISP loader
 - Supports In-System-Program (ISP) and In-Application-Program (IAP) application code update
 - 512 byte page erase for flash
 - Configurable data flash address and size for 128 KB system, fixed 4 KB data flash for the 32 KB and 64 KB system
 - Supports 2-wired ICP update through SWD/ICE interface
 - Supports fast parallel programming mode by external programmer
- SRAM Memory
 - 8K/16K bytes embedded SRAM
 - Supports PDMA mode
- PDMA (Peripheral DMA)
 - Supports 9 channels PDMA for automatic data transfer between SRAM and peripherals
 - Supports CRC calculation with four common polynomials, CRC-CCITT, CRC-8, CRC-16 and CRC-32
- Clock Control
 - Flexible selection for different applications
 - Built-in 22.1184 MHz high speed oscillator for system operation
 - ◆ Trimmed to $\pm 1\%$ at $+25\text{ }^{\circ}\text{C}$ and $V_{DD} = 5\text{ V}$
 - ◆ Trimmed to $\pm 3\%$ at $-40\text{ }^{\circ}\text{C} \sim +85\text{ }^{\circ}\text{C}$ and $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$
 - Built-in 10 kHz low speed oscillator for Watchdog Timer and Wake-up operation
 - Supports one PLL, up to 50 MHz, for high performance system operation
 - External 4~24 MHz high speed crystal input for precise timing operation
 - External 32.768 kHz low speed crystal input for RTC function and low power system operation
- GPIO
 - Four I/O modes:
 - ◆ Quasi-bidirectional
 - ◆ Push-pull output
 - ◆ Open-drain output
 - ◆ Input only with high impedance
 - TTL/Schmitt trigger input selectable
 - I/O pin configured as interrupt source with edge/level setting

- Two slave/device select lines in Master mode, and one slave/device select line in Slave mode
- Supports Byte Suspend mode in 32-bit transmission
- Supports PDMA mode
- Supports three wire, no slave select signal, bi-direction interface
- I²C
 - Up to two sets of I²C device
 - Master/Slave mode
 - Bidirectional data transfer between masters and slaves
 - Multi-master bus (no central master)
 - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
 - Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
 - Programmable clocks allowing for versatile rate control
 - Supports multiple address recognition (four slave address with mask option)
 - Supports wake-up function
- I²S
 - Interface with external audio CODEC
 - Operate as either Master or Slave mode
 - Capable of handling 8-, 16-, 24- and 32-bit word sizes
 - Supports mono and stereo audio data
 - Supports I²S and MSB justified data format
 - Provides two 8 word FIFO data buffers, one for transmitting and the other for receiving
 - Generates interrupt requests when buffer levels cross a programmable boundary
 - Supports two DMA requests, one for transmitting and the other for receiving
- PS/2 Device
 - Host communication inhibit and request to send detection
 - Reception frame error detection
 - Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
 - Double buffer for data reception
 - Software override bus
- ADC
 - 12-bit SAR ADC with 760 kSPS
 - Up to 8-ch single-end input or 4-ch differential input
 - Single scan/single cycle scan/continuous scan
 - Each channel with individual result register
 - Scan on enabled channels
 - Threshold voltage detection
 - Conversion started by software programming or external input
 - Supports PDMA mode
- Analog Comparator
 - Up to two analog comparators
 - External input or internal Band-gap voltage selectable at negative node
 - Interrupt when compare result change
 - Supports Power-down wake-up
- Smart Card Host (SC)

- Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Supports event counting function
- Supports input capture function
- Watchdog Timer
 - Multiple clock sources
 - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
 - Wake-up from Power-down or Idle mode
 - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
 - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
 - Supports software compensation by setting frequency compensate register (FCR)
 - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
 - Supports Alarm registers (second, minute, hour, day, month, year)
 - Selectable 12-hour or 24-hour mode
 - Automatic leap year recognition
 - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
 - Supports battery power pin (V_{BAT})
 - Supports wake-up function
- PWM/Capture
 - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
 - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
 - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
 - Supports Capture interrupt
- UART
 - Up to three UART controllers
 - UART ports with flow control (TXD, RXD, nCTS and nRTS)
 - UART0 with 64-byte FIFO is for high speed
 - UART1/2(optional) with 16-byte FIFO for standard device
 - Supports IrDA (SIR) and LIN function
 - Supports RS-485 9-bit mode and direction control
 - Programmable baud-rate generator up to 1/16 system clock
 - Supports PDMA mode
- SPI
 - Up to four sets of SPI controllers
 - The maximum SPI clock rate of Master can up to 36 MHz (chip working at 5V)
 - The maximum SPI clock rate of Slave can up to 18 MHz (chip working at 5V)
 - Supports SPI Master/Slave mode
 - Full duplex synchronous serial data transfer
 - Variable length of transfer data from 8 to 32 bits
 - MSB or LSB first data transfer
 - Rx and Tx on both rising or falling edge of serial clock independently
 - Two slave/device select lines in Master mode, and one slave/device select line in Slave mode

3 PARTS INFORMATION LIST AND PIN CONFIGURATION

3.1 NuMicro™ NUC200/220xxxAN Selection Guide

3.1.1 NuMicro™ NUC200 Advanced Line Selection Guide

Part number	APROM	RAM	Data Flash	ISP Loader ROM	I/O	Timer	Connectivity						I ² S	SC	Comp.	PWM	ADC	RTC	ISP ICP IAP	Package
							UART	SPI	I ² C	USB	LIN	CAN								
NUC200LC2AN	32 KB	8 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	2	1	6	7x12-bit	v	v	LQFP48
NUC200LD2AN	64 KB	8 KB	4KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	2	1	6	7x12-bit	v	v	LQFP48
NUC200LE3AN	128 KB	16 KB	Definable	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	2	1	6	7x12-bit	v	v	LQFP48
NUC200SC2AN	32 KB	8 KB	4 KB	4 KB	up to 49	4x32-bit	3	2	2	-	-	-	1	2	2	6	7x12-bit	v	v	LQFP64
NUC200SD2AN	64 KB	8 KB	4KB	4 KB	up to 49	4x32-bit	3	2	2	-	-	-	1	2	2	6	7x12-bit	v	v	LQFP64
NUC200SE3AN	128 KB	16 KB	Definable	4 KB	up to 49	4x32-bit	3	2	2	-	-	-	1	2	2	6	7x12-bit	v	v	LQFP64
NUC200VE3AN	128 KB	16 KB	Definable	4 KB	up to 83	4x32-bit	3	4	2	-	-	-	1	3	2	8	8x12-bit	v	v	LQFP100

3.1.2 NuMicro™ NUC220 USB Line Selection Guide

Part number	APROM	RAM	Data Flash	ISP Loader ROM	I/O	Timer	Connectivity						I ² S	SC	Comp.	PWM	ADC	RTC	ISP ICP IAP	Package
							UART	SPI	I ² C	USB	LIN	CAN								
NUC220LC2AN	32 KB	8 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	2	1	4	7x12-bit	v	v	LQFP48
NUC220LD2AN	64 KB	8 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	2	1	4	7x12-bit	v	v	LQFP48
NUC220LE3AN	128 KB	16 KB	Definable	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	2	1	4	7x12-bit	v	v	LQFP48
NUC220SC2AN	32 KB	8 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	2	6	7x12-bit	v	v	LQFP64
NUC220SD2AN	64 KB	8 KB	8 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	2	6	7x12-bit	v	v	LQFP64
NUC220SE3AN	128 KB	16 KB	Definable	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	2	6	7x12-bit	v	v	LQFP64
NUC220VE3AN	128 KB	16 KB	Definable	4 KB	up to 79	4x32-bit	3	4	2	1	-	-	1	3	2	8	8x12-bit	v	v	LQFP100



Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
18			PD.13	I/O	General purpose digital I/O pin.
			SPI3_MOSI1	I/O	2 nd SPI3 MOSI (Master Out, Slave In) pin.
19	10	8	PB.4	I/O	General purpose digital I/O pin.
			UART1_RXD	I	Data receiver input pin for UART1.
20	11	9	PB.5	I/O	General purpose digital I/O pin.
			UART1_TXD	O	Data transmitter output pin for UART1.
21	12		PB.6	I/O	General purpose digital I/O pin.
			UART1_nRTS	O	Request to Send output pin for UART1.
22	13		PB.7	I/O	General purpose digital I/O pin.
			UART1_nCTS	I	Clear to Send input pin for UART1.
23	14	10	LDO_CAP	P	LDO output pin.
24	15	11	V _{DD}	P	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
25	16	12	V _{SS}	P	Ground pin for digital circuit.
26			PE.8	I/O	General purpose digital I/O pin.
27			PE.7	I/O	General purpose digital I/O pin.
28	17	13	USB_VBUS	USB	Power supply from USB host or HUB.
29	18	14	USB_VDD33_CAP	USB	Internal power regulator output 3.3V decoupling pin.
30	19	15	USB_D-	USB	USB differential signal D-.
31	20	16	USB_D+	USB	USB differential signal D+.
32	21	17	PB.0	I/O	General purpose digital I/O pin.
			UART0_RXD	I	Data receiver input pin for UART0.
33	22	18	PB.1	I/O	General purpose digital I/O pin.
			UART0_TXD	O	Data transmitter output pin for UART0.
34	23	19	PB.2	I/O	General purpose digital I/O pin.
			UART0_nRTS	O	Request to Send output pin for UART0.
			TM2_EXT	I	Timer2 external capture input pin.
35	24	20	CMP0_O	O	Comparator0 output pin.
			PB.3	I/O	General purpose digital I/O pin.
			UART0_nCTS	I	Clear to Send input pin for UART0.

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			TM3	I/O	Timer3 event counter input / toggle output.
			PWM4	I/O	PWM4 output/Capture input.
49	31		PB.10	I/O	General purpose digital I/O pin.
			TM2	I/O	Timer2 event counter input / toggle output.
	SPI0_SS1		I/O	2 nd SPI0 slave select pin.	
50	32		PB.9	I/O	General purpose digital I/O pin.
			TM1	I/O	Timer1 event counter input / toggle output.
	SPI1_SS1		I/O	2 nd SPI1 slave select pin.	
51			PE.4	I/O	General purpose digital I/O pin.
52			PE.3	I/O	General purpose digital I/O pin.
53			PE.2	I/O	General purpose digital I/O pin.
54			PE.1	I/O	General purpose digital I/O pin.
			PWM7	I/O	PWM7 output/Capture input.
55			PE.0	I/O	General purpose digital I/O pin.
			PWM6	I/O	PWM6 output/Capture input.
56			PC.13	I/O	General purpose digital I/O pin.
			SPI1_MOSI1	I/O	2 nd SPI1MOSI (Master Out, Slave In) pin.
57			PC.12	I/O	General purpose digital I/O pin.
			SPI1_MISO1	I/O	2 nd SPI1 MISO (Master In, Slave Out) pin.
58	33		PC.11	I/O	General purpose digital I/O pin.
			SPI1_MOSI0	I/O	1 st SPI1 MOSI (Master Out, Slave In) pin.
59	34		PC.10	I/O	General purpose digital I/O pin.
			SPI1_MISO0	I/O	1 st SPI1 MISO (Master In, Slave Out) pin.
60	35		PC.9	I/O	General purpose digital I/O pin.
			SPI1_CLK	I/O	SPI1 serial clock pin.
61	36		PC.8	I/O	General purpose digital I/O pin.
			SPI1_SS0	I/O	1 st SPI1 slave select pin.
62	37	25	PA.15	I/O	General purpose digital I/O pin.
			PWM3	I/O	PWM3 output/Capture input.
			I2S_MCLK	O	I ² S master clock output pin.



Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			SC2_PWR	O	SmartCard2 power pin.
63	38	26	PA.14	I/O	General purpose digital I/O pin.
			PWM2	I/O	PWM2 output/Capture input.
			SC2_RST	O	SmartCard2 reset pin.
64	39	27	PA.13	I/O	General purpose digital I/O pin.
			PWM1	I/O	PWM1 output/Capture input.
			SC2_CLK	O	SmartCard2 clock pin.
65	40	28	PA.12	I/O	General purpose digital I/O pin.
			PWM0	I/O	PWM0 output/Capture input.
			SC2_DAT	O	SmartCard2 data pin.
66	41	29	ICE_DAT	I/O	Serial wire debugger data pin.
67	42	30	ICE_CLK	I	Serial wire debugger clock pin.
68			V _{DD}	P	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
69			V _{SS}	P	Ground pin for digital circuit.
70	43	31	AV _{SS}	AP	Ground pin for analog circuit.
71	44	32	PA.0	I/O	General purpose digital I/O pin.
			ADC0	AI	ADC0 analog input.
			SC0_PWR	O	SmartCard0 power pin.
72	45	33	PA.1	I/O	General purpose digital I/O pin.
			ADC1	AI	ADC1 analog input.
			SC0_RST	O	SmartCard0 reset pin.
73	46	34	PA.2	I/O	General purpose digital I/O pin.
			ADC2	AI	ADC2 analog input.
			SC0_CLK	O	SmartCard0 clock pin.
74	47	35	PA.3	I/O	General purpose digital I/O pin.
			ADC3	AI	ADC3 analog input.
			SC0_DAT	O	SmartCard0 data pin.
75	48	36	PA.4	I/O	General purpose digital I/O pin.
			ADC4	AI	ADC4 analog input.
			SC1_PWR	O	SmartCard1 power pin.

5 FUNCTIONAL DESCRIPTION

5.1 ARM® Cortex™-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex™-M profile processor. The profile supports two modes -Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 5-1 shows the functional controller of processor.




Figure 5-1 Functional Controller Diagram

The implemented device provides the following components and features:

- A low gate count processor:
 - ◆ ARMv6-M Thumb® instruction set
 - ◆ Thumb-2 technology
 - ◆ ARMv6-M compliant 24-bit SysTick timer
 - ◆ A 32-bit hardware multiplier
 - ◆ System interface supported with little-endian data accesses
 - ◆ Ability to have deterministic, fixed-latency, interrupt handling
 - ◆ Load/store-multiples and multicycle-multiples that can be abandoned and restarted to facilitate rapid interrupt handling
 - ◆ C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
 - ◆ Low Power Sleep mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature

5.2.3 System Power Distribution

In this chip, the power distribution is divided into four segments.

- Analog power from AV_{DD} and AV_{SS} provides the power for analog components operation.
- Digital power from V_{DD} and V_{SS} supplies the power to the internal regulator which provides a fixed 1.8 V power for digital operation and I/O pins.
- USB transceiver power from USB_VBUS offers the power for operating the USB transceiver.
- Battery power from V_{BAT} supplies the RTC and external 32.768 kHz crystal.

The outputs of internal voltage regulators, LDO_CAP and USB_VDD33_CAP , require an external capacitor which should be located close to the corresponding pin. Analog power (AV_{DD}) should be the same voltage level of the digital power (V_{DD}). Figure 5-2 shows the power distribution of NuMicro™ NUC200; Figure 5-3 shows the power distribution of NuMicro™ NUC220.




Figure 5-2 NuMicro™ NUC200 Power Distribution Diagram

5.3.3 System Clock and SysTick Clock

The system clock has 5 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK_S (CLKSEL0[2:0]). The block diagram is shown in Figure 5-6.




Figure 5-6 System Clock Block Diagram

The clock source of SysTick in Cortex™-M0 core can use CPU clock or external clock (SYST_CSR[2]). If using external clock, the SysTick clock (STCLK) has 5 clock sources. The clock source switch depends on the setting of the register STCLK_S (CLKSEL0[5:3]). The block diagram is shown in Figure 5-7.




Figure 5-7 SysTick Clock Control Block Diagram

5.3.4 Peripherals Clock

The peripherals clock can be selected as different clock source depends on the clock source select control registers (CLKSEL1, CLKSEL2 and CLKSEL3).

5.3.5 Power-down Mode Clock

When chip enters Power-down mode, system clocks, some clock sources, and some peripheral clocks will be disabled. Some clock sources and peripherals clocks are still active in Power-down mode.

The clocks still kept active are listed below:

- Clock Generator
 - ◆ Internal 10 kHz low speed oscillator clock
 - ◆ External 32.768 kHz low speed crystal clock
- Peripherals Clock (when IP adopt external 32.768 kHz low speed crystal oscillator or 10 kHz low speed oscillator as clock source)

5.11 Watchdog Timer (WDT)

5.11.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports the function to wake-up system from Idle/Power-down mode.

5.11.2 Features

- 18-bit free running up counter for Watchdog Timer time-out interval.
- Selectable time-out interval ($2^4 \sim 2^{18}$) and the time-out interval is 104 ms ~ 26.3168 s if WDT_CLK = 10 kHz.
- System kept in reset state for a period of $(1 / \text{WDT_CLK}) * 63$
- Supports selectable Watchdog Timer reset delay period, it includes (1024+2) 、 (128+2) 、 (16+2) or (1+2) WDT_CLK reset delay period.
- Supports force Watchdog Timer enabled after chip powered on or reset while CWDTEN (Config0[31] watchdog enable) bit is set to 0.
- Supports Watchdog Timer time-out wake-up function when WDT clock source is selected to 10 kHz low speed oscillator.

5.12 Window Watchdog Timer (WWDT)

5.12.1 Overview

The purpose of Window Watchdog Timer is to perform a system reset within a specified window period to prevent software run to uncontrollable status by any unpredictable condition.

5.12.2 Features

- 6-bit down counter (WWDTVAL[5:0]) and 6-bit compare value (WWDTCR[21:16] – WINCMP value) to make the window period flexible
- Selectable maximum 11-bit WWDT clock prescale (WWDTCR[11:8] – PERIODSEL value) to make WWDT time-out interval variable

5.17 Analog Comparator (ACMP)

5.17.1 Overview

The NuMicro™ NUC200 Series contains two comparators which can be used in a number of different configurations. The comparator output is logic 1 when positive input voltage is greater than negative input voltage; otherwise the output is logic 0. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in 錯誤! 找不到參照來源。 .

5.17.2 Features

- Analog input voltage range: 0~ V_{DDA}
- Supports Hysteresis function
- Supports optional internal reference voltage input at negative end for each comparator

5.19 Smart Card Host Interface (SC)

5.19.1 Overview

The Smart Card Interface controller (SC controller) is based on ISO/IEC 7816-3 standard and fully compliant with PC/SC Specifications. It also provides status of card insertion/removal.

5.19.2 Features

- ISO7816-3 T=0, T=1 compliant
- EMV2000 compliant
- Supports up to three ISO7816-3 ports
- Separates receive/ transmit 4 byte entry buffer for data payloads
- Programmable transmission clock frequency
- Programmable receiver buffer trigger level
- Programmable guard time selection (11 ETU ~ 266 ETU)
- One 24-bit and two 8-bit time-out counters for Answer to Request (ATR) and waiting times processing
- Supports auto inverse convention function
- Supports transmitter and receiver error retry and error retry number limitation function
- Supports hardware activation sequence process
- Supports hardware warm reset sequence process
- Supports hardware deactivation sequence process
- Supports hardware auto deactivation sequence when detecting the card removal


PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Positive going threshold (Schmitt input), nRESET	V _{IHS}	0.7V _{DD}	-	V _{DD} +0.5	V	
Source Current PA, PB, PC, PD, PE, PF (Quasi- bidirectional Mode)	I _{SR11}	-300	-370	-450	μA	V _{DD} = 4.5V, V _S = 2.4V
	I _{SR12}	-50	-70	-90	μA	V _{DD} = 2.7V, V _S = 2.2V
	I _{SR12}	-40	-60	-80	μA	V _{DD} = 2.5V, V _S = 2.0V
Source Current PA, PB, PC, PD, PE, PF (Push-pull Mode)	I _{SR21}	-24	-28	-32	mA	V _{DD} = 4.5V, V _S = 2.4V
	I _{SR22}	-4	-6	-8	mA	V _{DD} = 2.7V, V _S = 2.2V
	I _{SR22}	-3	-5	-7	mA	V _{DD} = 2.5V, V _S = 2.0V
Sink Current PA, PB, PC, PD, PE, PF (Quasi-bidirectional and Push-pull Mode)	I _{SK1}	10	16	20	mA	V _{DD} = 4.5V, V _S = 0.45V
	I _{SK1}	7	10	13	mA	V _{DD} = 2.7V, V _S = 0.45V
	I _{SK1}	6	9	12	mA	V _{DD} = 2.5V, V _S = 0.45V
Brown-out Voltage with BOD_VL [1:0] = 00b	V _{BO2.2}	2.1	2.2	2.3	V	
Brown-out Voltage with BOD_VL [1:0] = 01b	V _{BO2.7}	2.6	2.7	2.8	V	
Brown-out voltage with BOD_VL [1:0] = 10b	V _{BO3.8}	3.5	3.7	3.9	V	
Brown-out Voltage with BOD_VL [1:0] = 11b	V _{BO4.5}	4.2	4.4	4.6	V	
Hysteresis range of BOD voltage	V _{BH}	30	-	150	mV	V _{DD} = 2.5V~5.5V

Note:

- nRESET pin is a Schmitt trigger input.
- Crystal Input is a CMOS input.
- Pins of PA, PB, PC, PD, PE and PF can source a transition current when they are being externally driven from 1 to 0. In the condition of V_{DD} = 5.5 V, the transition current reaches its maximum value when V_{IN} approximates to 2 V.

7 PACKAGE DIMENSIONS

7.1 100-pin LQFP (14x14x1.4 mm footprint 2.0 mm)



7.3 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm)

