

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

EVYEL

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PS2, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc220ld2an

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Timer
 - Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
 - Independent clock source for each timer
 - Provides one-shot, periodic, toggle and continuous counting operation modes
 - Supports event counting function
 - Supports input capture function
- Watchdog Timer
 - Multiple clock sources
 - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
 - Wake-up from Power-down or Idle mode
 - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
 - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
 - Supports software compensation by setting frequency compensate register (FCR)
 - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
 - Supports Alarm registers (second, minute, hour, day, month, year)
 - Selectable 12-hour or 24-hour mode
 - Automatic leap year recognition
 - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
 - Supports battery power pin (V_{BAT})
 - Supports wake-up function
- PWM/Capture
 - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
 - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
 - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
 - Supports Capture interrupt
- UART
 - Up to three UART controllers
 - UART ports with flow control (TXD, RXD, nCTS and nRTS)
 - UART0 with 64-byte FIFO is for high speed
 - UART1/2(optional) with 16-byte FIFO for standard device
 - Supports IrDA (SIR) and LIN function
 - Supports RS-485 9-bit mode and direction control
 - Programmable baud-rate generator up to 1/16 system clock
 - Supports PDMA mode

SPI

- Up to four sets of SPI controllers
- The maximum SPI clock rate of Master can up to 36 MHz (chip working at 5V)
- The maximum SPI clock rate of Slave can up to 18 MHz (chip working at 5V)
- Supports SPI Master/Slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 8 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently

NuMicro™ NUC200/220 Series

Datasheet

nuvoTon

- Compliant to ISO-7816-3 T=0, T=1
- Supports up to three ISO-7816-3 ports
- Separate receive / transmit 4 bytes entry FIFO for data payloads
- Programmable transmission clock frequency
- Programmable receiver buffer trigger level
- Programmable guard time selection (11 ETU ~ 266 ETU)
- One 24-bit and two 8-bit time-out counters for Answer to Request (ATR) and waiting times processing
- Supports auto inverse convention function
- Supports transmitter and receiver error retry and error limit function
- Supports hardware activation sequence process
- Supports hardware warm reset sequence process
- Supports hardware deactivation sequence process
- Supports hardware auto deactivation sequence when detecting the card removal
- 96-bit unique ID (UID)
- One built-in temperature sensor with 1°C resolution
- Brown-out Detector
 - With 4 levels: 4.4 V/3.7 V/2.7 V/2.2 V
 - Supports Brown-out Interrupt and Reset option
- Low Voltage Reset
 - Threshold voltage level: 2.0 V
- Operating Temperature: -40°C ~ 85°C
- Packages:
 - All Green package (RoHS)
 - LQFP 100-pin / 64-pin / 48-pin

Datasheet

2.2 NuMicro™ NUC220 Features – USB Line

- ARM[®] Cortex[™]-M0 core
 - Runs up to 50 MHz
 - One 24-bit system timer
 - Supports low power sleep mode
 - Single-cycle 32-bit hardware multiplier
 - NVIC for the 32 interrupt inputs, each with 4-levels of priority
 - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Built-in LDO for wide operating voltage ranges from 2.5 V to 5.5 V
- Flash Memory
 - 32K/64K/128K bytes Flash for program code
 - 4 KB flash for ISP loader
 - Supports In-System-Program (ISP) and In-Application-Program (IAP) application code update
 - 512 byte page erase for flash
 - Configurable data flash address and size for 128 KB system, fixed 4 KB data flash for the 32 KB and 64 KB system
 - Supports 2-wired ICP update through SWD/ICE interface
 - Supports fast parallel programming mode by external programmer
- SRAM Memory
 - 8K/16K bytes embedded SRAM
 - Supports PDMA mode
- PDMA (Peripheral DMA)
 - Supports 9 channels PDMA for automatic data transfer between SRAM and peripherals
 - Supports CRC calculation with four common polynomials, CRC-CCITT, CRC-8, CRC-16 and CRC-32
- Clock Control
 - Flexible selection for different applications
 - Built-in 22.1184 MHz high speed oscillator for system operation
 - Trimmed to \pm 1 % at +25 °C and V_{DD} = 5 V
 - Trimmed to \pm 3 % at -40 °C ~ +85 °C and V_{DD} = 2.5 V ~ 5.5 V
 - Built-in 10 kHz low speed oscillator for Watchdog Timer and Wake-up operation Supports one PLL, up to 50 MHz, for high performance system operation
 - External 4~24 MHz high speed crystal input for USB and precise timing operation External 32.768 kHz low speed crystal input for RTC function and low power system operation
- GPIO
 - Four I/O modes:
 - Quasi-bidirectional
 - Push-pull output
 - Open-drain output
 - Input only with high impendence
 - TTL/Schmitt trigger input selectable
 - I/O pin configured as interrupt source with edge/level setting
- Timer

NuMicro™ NUC200/220 Series

Datasheet

nuvoTon

- Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Supports event counting function
- Supports input capture function
- Watchdog Timer
 - Multiple clock sources
 - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
 - Wake-up from Power-down or Idle mode
 - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
 - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
 - Supports software compensation by setting frequency compensate register (FCR)
 - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
 - Supports Alarm registers (second, minute, hour, day, month, year)
 - Selectable 12-hour or 24-hour mode
 - Automatic leap year recognition
 - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
 - Supports battery power pin (V_{BAT})
 - Supports wake-up function
- PWM/Capture
 - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
 - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
 - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
 - Supports Capture interrupt
- UART
 - Up to three UART controllers
 - UART ports with flow control (TXD, RXD, nCTS and nRTS)
 - UART0 with 64-byte FIFO is for high speed
 - UART1/2(optional) with 16-byte FIFO for standard device
 - Supports IrDA (SIR) and LIN function
 - Supports RS-485 9-bit mode and direction control
 - Programmable baud-rate generator up to 1/16 system clock
 - Supports PDMA mode

SPI

- Up to four sets of SPI controllers
- The maximum SPI clock rate of Master can up to 36 MHz (chip working at 5V)
- The maximum SPI clock rate of Slave can up to 18 MHz (chip working at 5V)
- Supports SPI Master/Slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 8 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- Two slave/device select lines in Master mode, and one slave/device select line in Slave mode

nuvoTon

3 PARTS INFORMATION LIST AND PIN CONFIGURATION

3.1 NuMicro™ NUC200/220xxxAN Selection Guide

3.1.1 NuMicro™ NUC200 Advanced Line Selection Guide

			Data	Data	Data	Data	ISP	ſ			C	conne	ctivity			2						IED	
Part number	APROM	RAM	Flash	Loader ROM	VO	Timer	UART	SPI	I ² C	USB	LIN	CAN	I ² S	SC	Comp.	PWM	ADC		ICP IAP	Package			
NUC200LC2AN	32 KB	8 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	2	1	6	7x12-bit	v	v	LQFP48			
NUC200LD2AN	64 KB	8 KB	4KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	2	1	6	7x12-bit	v	v	LQFP48			
NUC200LE3AN	128 KB	16 KB	Definable	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	2	1	6	7x12-bit	v	v	LQFP48			
NUC200SC2AN	32 KB	8 KB	4 KB	4 KB	up to 49	4x32-bit	3	2	2	-	-	-	1	2	2	6	7x12-bit	v	v	LQFP64			
NUC200SD2AN	64 KB	8 KB	4KB	4 KB	up to 49	4x32-bit	3	2	2	-	-	-	1	2	2	6	7x12-bit	v	v	LQFP64			
NUC200SE3AN	128 KB	16 KB	Definable	4 KB	up to 49	4x32-bit	3	2	2	-	-	-	1	2	2	6	7x12-bit	v	v	LQFP64			
NUC200VE3AN	128 KB	16 KB	Definable	4 KB	up to 83	4x32-bit	3	4	2	-		-	1	3	2	8	8x12-bit	v	v	LQFP100			

3.1.2 NuMicro™ NUC220 USB Line Selection Guide

Part number	APROM	DAM	Data	ISP Loader	1/0	Timer		(Conne	ctivity			I ² S	5	Comp.	DWM	ADC	RTC	ISP	Packa
	I.A.WI	Flash	ROM	10	-	UART	SPI	I ² C	USB	LIN	CAN	13	30	comp.		ADC	KIC.	IAP	. uonago	
NUC220LC2AN	32 KB	8 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	2	1	4	7x12-bit	v	v	LQFP
NUC220LD2AN	64 KB	8 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	2	1	4	7x12-bit	v	v	LQFP
NUC220LE3AN	128 KB	16 KB	Definable	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	2	1	4	7x12-bit	v	v	LQFP
NUC220SC2AN	32 KB	8 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	2	6	7x12-bit	v	v	LQFP
NUC220SD2AN	64 KB	8 KB	8 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	2	6	7x12-bit	v	v	LQFP
NUC220SE3AN	128 KB	16 KB	Definable	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	2	6	7x12-bit	v	v	LQFP
NUC220VE3AN	128 KB	16 KB	Definable	4 KB	up to 79	4x32-bit	3	4	2	1	-	_	1	3	2	8	8x12-bit	v	v	LQFP1

NuMicro™ NUC200/220 Series

nuvoTon




Figure 3-1 NuMicro[™] NUC200 Series Selection Code

June 06, 2014

nuvoTon

3.3 Pin Description

3.3.1 NuMicro™ NUC200 Pin Description

 Pin No.			_					
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description			
1			PE.15	I/O	General purpose digital I/O pin.			
2			PE.14	I/O	General purpose digital I/O pin.			
3			PE.13	I/O	General purpose digital I/O pin.			
	1		PB.14	I/O	General purpose digital I/O pin.			
 4	1		INT0	I	External interrupt0 input pin.			
			SPI3_SS1	I/O	2 nd SPI3 slave select pin.			
5	2		PB.13	I/O	General purpose digital I/O pin.			
5	2		CMP1_O	0	Comparator1 output pin.			
6	3	1	V _{BAT}	Р	Power supply by batteries for RTC.			
7	4	2	X32_OUT	0	External 32.768 kHz (low speed) crystal output pin.			
8	5	3	X32_IN	I	External 32.768 kHz (low speed) crystal input pin.			
9	6	4	PA.11	I/O	General purpose digital I/O pin.			
9	0	4	I2C1_SCL	I/O	I ² C1 clock pin.			
10	7	7	7	5	PA.10	I/O	General purpose digital I/O pin.	
 10	1	5	I2C1_SDA	I/O	I ² C1 data input/output pin.			
44	0	6	PA.9	I/O	General purpose digital I/O pin.			
11	8	6	I2C0_SCL	I/O	I ² C0 clock pin.			
10		7	PA.8	I/O	General purpose digital I/O pin.			
12	9	7	I2C0_SDA	I/O	I ² C0 data input/output pin.			
10	15		PD.8	I/O	General purpose digital I/O pin.			
13	50		SPI3_SS0	I/O	1 st SPI3 slave select pin.			
14	5.9	2.	PD.9	I/O	General purpose digital I/O pin.			
14	K.	n	SPI3_CLK	I/O	SPI3 serial clock pin.			
15	~	0	PD.10	I/O	General purpose digital I/O pin.			
15		0	SPI3_MISO0	I/O	1 st SPI3 MISO (Master In, Slave Out) pin.			
16		~	PD.11	I/O	General purpose digital I/O pin.			

nuvoTon

Pin No.				Div						
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description					
			SC0_CD	I	SmartCard0 card detect pin.					
00			PC.15	I/O	General purpose digital I/O pin.					
89	55		CMP1_N	AI	Comparator1 negative input pin.					
00	50		PC.14	I/O	General purpose digital I/O pin.					
90	56		CMP1_P	AI	Comparator1 positive input pin.					
			PB.15	I/O	General purpose digital I/O pin.					
91	57 43		INT1	1	External interrupt1 input pin.					
			TM0_EXT	1	Timer0 external capture input pin.					
00	50		PF.0	I/O	General purpose digital I/O pin.					
92	58	44	XT1_OUT	0	External 4~24 MHz (high speed) crystal output pin.					
00	50	45	PF.1	I/O	General purpose digital I/O pin.					
93	59	45	XT1_IN	1	External 4~24 MHz (high speed) crystal input pin.					
94	60	46	nRESET	I	External reset input: active LOW, with an internal pull-up Set this pin low reset chip to initial state.					
95	61		V _{SS}	Р	Ground pin for digital circuit.					
96	62		V _{DD}	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit.					
07			PF.2	I/O	General purpose digital I/O pin.					
97			PS2_DAT	I/O	PS2 data pin.					
00			PF.3	I/O	General purpose digital I/O pin.					
98			PS2_CLK	I/O	PS2 clock pin.					
99	63	47	PV _{SS}	Р	PLL ground.					
32			PB.8	I/O	General purpose digital I/O pin.					
100	64	40	STADC	I	ADC external trigger input.					
100	64	48	ТМО	I/O	Timer0 event counter input / toggle output.					
322	500		CLKO	0	Frequency divider clock output pin.					

Note: Pin Type I = Digital Input, O = Digital Output; AI = Analog Input; P = Power Pin; AP = Analog Power.

nuvoTon

		Pin No.			Dia	
	LQFP 100-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description
				PD.13	I/O	General purpose digital I/O pin.
	18			SPI3_MOSI1	I/O	2 nd SPI3 MOSI (Master Out, Slave In) pin.
	40	10		PB.4	I/O	General purpose digital I/O pin.
	19	10	8	UART1_RXD	I	Data receiver input pin for UART1.
		44	0	PB.5	I/O	General purpose digital I/O pin.
	20	11	9	UART1_TXD	0	Data transmitter output pin for UART1.
	04	40		PB.6	I/O	General purpose digital I/O pin.
	21	12		UART1_nRTS	0	Request to Send output pin for UART1.
		40		PB.7	I/O	General purpose digital I/O pin.
	22	13		UART1_nCTS	I	Clear to Send input pin for UART1.
	23	14	10	LDO_CAP	Р	LDO output pin.
	24	15	11	V _{DD}	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
	25	16	12	V _{SS}	Р	Ground pin for digital circuit.
	26			PE.8	I/O	General purpose digital I/O pin.
	27			PE.7	I/O	General purpose digital I/O pin.
	28	17	13	USB_VBUS	USB	Power supply from USB host or HUB.
	29	18	14	USB_VDD33_ CAP	USB	Internal power regulator output 3.3V decoupling pin.
de.	30	19	15	USB_D-	USB	USB differential signal D
	31	20	16	USB_D+	USB	USB differential signal D+.
	20	21	17	PB.0	I/O	General purpose digital I/O pin.
	32	21	17	UART0_RXD	I	Data receiver input pin for UART0.
	33	22	18	PB.1	I/O	General purpose digital I/O pin.
	33	22	10	UART0_TXD	0	Data transmitter output pin for UART0.
	223	10		PB.2	I/O	General purpose digital I/O pin.
	34	23	19	UART0_nRTS	0	Request to Send output pin for UART0.
	34	23	19	TM2_EXT	I	Timer2 external capture input pin.
		3	D	CMP0_O	0	Comparator0 output pin.
	35	24	20	PB.3	I/O	General purpose digital I/O pin.
		24	20	UART0_nCTS	I	Clear to Send input pin for UART0.

nuvoTon

	Pin No.			Dim				
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description			
			ТМЗ	I/O	Timer3 event counter input / toggle output.			
			PWM4	I/O	PWM4 output/Capture input.			
			PB.10	I/O	General purpose digital I/O pin.			
49	31		TM2	I/O	Timer2 event counter input / toggle output.			
			SPI0_SS1	I/O	2 nd SPI0 slave select pin.			
	20		PB.9	I/O	General purpose digital I/O pin.			
50	32		TM1	I/O	Timer1 event counter input / toggle output.			
			SPI1_SS1	I/O	2 nd SPI1 slave select pin.			
51			PE.4	I/O	General purpose digital I/O pin.			
52			PE.3	I/O	General purpose digital I/O pin.			
53			PE.2	I/O	General purpose digital I/O pin.			
54			PE.1	I/O	General purpose digital I/O pin.			
54			PWM7	I/O	PWM7 output/Capture input.			
			PE.0	I/O	General purpose digital I/O pin.			
55			PWM6	I/O	PWM6 output/Capture input.			
50			PC.13	I/O	General purpose digital I/O pin.			
56			SPI1_MOSI1	I/O	2 nd SPI1MOSI (Master Out, Slave In) pin.			
			PC.12	I/O	General purpose digital I/O pin.			
57			SPI1_MISO1	I/O	2 nd SPI1 MISO (Master In, Slave Out) pin.			
50	00		PC.11	I/O	General purpose digital I/O pin.			
58	33		SPI1_MOSI0	I/O	1 st SPI1 MOSI (Master Out, Slave In) pin.			
50	24		PC.10	I/O	General purpose digital I/O pin.			
59	34		SPI1_MISO0	I/O	1 st SPI1 MISO (Master In, Slave Out) pin.			
S	25		PC.9	I/O	General purpose digital I/O pin.			
60	35	(L.	SPI1_CLK	I/O	SPI1 serial clock pin.			
64	26	Co.	PC.8	I/O	General purpose digital I/O pin.			
61	36	L	SPI1_SS0	I/O	1 st SPI1 slave select pin.			
	2	12	PA.15	I/O	General purpose digital I/O pin.			
62	37	25	PWM3	I/O	PWM3 output/Capture input.			
		2	I2S_MCLK	0	I ² S master clock output pin.			

nuvoTon




Figure 5-3 NuMicro™ NUC220 Power Distribution Diagram

ALL ALLAND

nuvoTon

0x4010_0000 - 0x4010_3FFF	PS2_BA	PS/2 Interface Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4012_0000 – 0x4012_3FFF	I2C1_BA	I ² C1 Interface Control Registers
0x4013_0000 – 0x4013_3FFF	SPI2_BA	SPI2 with master/slave function Control Registers
0x4013_4000 – 0x4013_7FFF	SPI3_BA	SPI3 with master/slave function Control Registers
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers
0x4015_0000 – 0x4015_3FFF	UART1_BA	UART1 Control Registers
0x4015_4000 – 0x4015_7FFF	UART2_BA	UART2 Control Registers
0x4019_0000 – 0x4019_3FFF	SC0_BA	SC0 Control Registers
0x4019_4000 – 0x4019_7FFF	SC1_BA	SC1 Control Registers
0x4019_8000 – 0x4019_BFFF	SC2_BA	SC2 Control Registers
0x401A_0000 - 0x401A_3FFF	I2S_BA	I ² S Interface Control Registers
System Controllers Space (0x	E000_E000 ~ 0	xE000_EFFF)
0xE000_E010 - 0xE000_E0FF	SYST_BA	System Timer Control Registers
0xE000_E100 - 0xE000_ECFF	NVIC_BA	External Interrupt Controller Control Registers
0xE000_ED00 - 0xE000_ED8F	SCS_BA	System Control Registers

Table 5-1 Address Space Assignments for On-Chip Controllers

5.2.6.1 Exception Model and System Interrupt Map

The following table lists the exception model supported by NuMicro[™] NUC200 Series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Name	Vector Number	Priority		
Reset	1	-3		
NMI	2	-2		
Hard Fault	3	Sp Os.		
Reserved	4 ~ 10	Reserved		
SVCall	11	Configurable		
Reserved	12 ~ 13	Reserved		
PendSV	14	Configurable		
SysTick	15	Configurable		
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable		

Table 5-2 Exception Model

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt Description
0 ~ 15	-	-	-	System exceptions
16	0	BOD_INT	Brown-out	Brown-out low voltage detected interrupt
17	1	WDT_INT	WDT	Watchdog Timer interrupt
18	2	EINT0	GPIO	External signal interrupt from PB.14 pin
19	3	EINT1	GPIO	External signal interrupt from PB.15 pin
20	4	GPAB_INT	GPIO	External signal interrupt from PA[15:0]/PB[13:0]
21	5	GPCDEF_INT	GPIO	External interrupt from PC[15:0]/PD[15:0]/PE[15:0]/ PF[3:0]
22	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt
23	007 6	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt
24	8	TMR0_INT	TMR0	Timer 0 interrupt
25	9	TMR1_INT	TMR1	Timer 1 interrupt
26	10	TMR2_INT	TMR2	Timer 2 interrupt

ηυνοΤοη

5.2.6.2 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main – The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 5-4 Vector Table Format

5.2.6.3 *Operation Description*

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not be activated. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

5.4 USB Device Controller (USB)

5.4.1 Overview

There is one set of USB 2.0 full-speed device controller and transceiver in this device, which is compliant with USB 2.0 full-speed device specification and supports control/bulk/interrupt/ isochronous transfer types.

In this device controller, there are two main interfaces: the APB bus and USB bus which comes from the USB PHY transceiver. For the APB bus, the CPU can program control registers through it. There are 512 bytes internal SRAM as data buffer in this controller. For IN or OUT transfer, it is necessary to write data to SRAM or read data from SRAM through the APB interface or SIE. User needs to set the effective starting address of SRAM for each endpoint buffer through "buffer segmentation register (USB_BUFSEGx)".

There are 6 endpoints in this controller. Each of the endpoint can be configured as IN or OUT endpoint. All the operations including Control, Bulk, Interrupt and Isochronous transfer are implemented in this block. The block of ENDPOINT CONTROL is also used to manage the data sequential synchronization, endpoint states, current start address, transaction status, and data buffer status for each endpoint.

There are four different interrupt events in this controller. They are the wake-up function, device plug-in or plug-out event, USB events, e.g. IN ACK, OUT ACK, and BUS events, e.g. suspend and resume. Any event will cause an interrupt, and users just need to check the related event flags in interrupt event status register (USB_INTSTS) to acknowledge what kind of interrupt occurring, and then check the related USB Endpoint Status Register (USB_EPSTS) to acknowledge what kind of event occurring in this endpoint.

A software-disable function is also supported for this USB controller. It is used to simulate the disconnection of this device from the host. If user enables DRVSE0 bit (USB_DRVSE0), the USB controller will force the output of USB_DP and USB_DM to level low and its function is disabled. After disable the DRVSE0 bit, host will enumerate the USB device again.

Please refer to Universal Serial Bus Specification Revision 1.1.

5.4.2 Features

This Universal Serial Bus (USB) performs a serial interface with a single connector type for attaching all USB peripherals to the host system. Following is the feature list of this USB.

- Compliant with USB 2.0 Full-Speed specification
- Provides 1 interrupt vector with 4 different interrupt events (WAKE-UP, FLDET, USB and BUS)
- Supports Control/Bulk/Interrupt/Isochronous transfer type
- Supports suspend function when no bus activity existing for 3 ms
- Provides 6 endpoints for configurable Control/Bulk/Interrupt/Isochronous transfer types and maximum 512 bytes buffer size
- Provides remote wake-up capability

5.7 PWM Generator and Capture Timer (PWM)

5.7.1 Overview

The NuMicro[™] NUC200 series has 2 sets of PWM group supporting a total of 4 sets of PWM generators that can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable Dead-zone generators.

Each PWM generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM counters for PWM period control, two 16-bit comparators for PWM duty control and one Dead-zone generator. The 4 sets of PWM generators provide eight independent PWM interrupt flags set by hardware when the corresponding PWM period down counter reaches 0. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM period, duty and Dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively. Refer to 錯誤! 找不到參照來源。 and 錯誤! 找不到參照來源。 for the architecture of PWM Timers.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/ comparator at the time down counter reaching 0. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches 0, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches 0, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches 0.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM0 and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL_IE1[17] and CCR0.CFL_IE1[18]. And capture channel 2 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, including: Read PIIR to get interrupt source and Read CRLRx/CFLRx(x=0-3) to get capture value and finally write 1 to clear PIIR to 0. If interrupt latency will take time T0 to finish, the capture signal mustn't transition during this interval (T0). In this case, the maximum capture frequency will be 1/T0. For

	Parameter	Register	Parameter	Register	Parameter	Register
921600	х	х	A=0,B=11	0x2B00_0000	A=22	0x3000_0016
460800	A=1	0x0000_0001	A=1,B=15 A=2,B=11	0x2F00_0001 0x2B00_0002	A=46	0x3000_002E
230400	A=4	0x0000_0004	A=4,B=15 A=6,B=11	0x2F00_0004 0x2B00_0006	A=94	0x3000_005E
115200	A=10	0x0000_000A	A=10,B=15 A=14,B=11	0x2F00_000A 0x2B00_000E	A=190	0x3000_00BE
57600	A=22	0x0000_0016	A=22,B=15 A=30,B=11	0x2F00_0016 0x2B00_001E	A=382	0x3000_017E
38400	A=34	0x0000_0022	A=62,B=8 A=46,B=11 A=34,B=15	0x2800_003E 0x2B00_002E 0x2F00_0022	A=574	0x3000_023E
19200	A=70	0x0000_0046	A=126,B=8 A=94,B=11 A=70,B=15	0x2800_007E 0x2B00_005E 0x2F00_0046	A=1150	0x3000_047E
9600	A=142	0x0000_008E	A=254,B=8 A=190,B=11 A=142,B=15	0x2800_00FE 0x2B00_00BE 0x2F00_008E	A=2302	0x3000_08FE
4800	A=286	0x0000_011E	A=510,B=8 A=382,B=11 A=286,B=15	0x2800_01FE 0x2B00_017E 0x2F00_011E	A=4606	0x3000_11FE

Table 5-6 UART Baud Rate Setting Table

The UART0 and UART1 controllers support the auto-flow control function that uses two low-level signals, nCTS (clear-to-send) and nRTS (request-to-send), to control the flow of data transfer between the chip and external devices (e.g. Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts nRTS to external device. When the number of bytes in the RX FIFO equals the value of RTS_TRI_LEV (UA_FCR [19:16]), the nRTS is deasserted. The UART sends data out when UART controller detects nCTS is asserted from external device. If a valid asserted nCTS is not detected the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set IrDA_EN (UA_FUN_SEL [1]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with 1 start bit, 8 data bits, and 1 stop bit. The maximum data rate supports up to 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR Protocol encoder/decoder is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception, and this delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting the UA_FUN_SEL[1:0] to '01'. In LIN mode, 1 start bit and 8 data bits format with 1 stop bit are required in accordance with the LIN standard.

For NuMicro[™] NUC200 Series, another alternate function of UART controllers is RS-485 9-bit mode, and direction control provided by nRTS pin or can program GPIO (PB.2 for UART0_nRTS and PB.6 for UART1_nRTS) to implement the function by software. The RS-485 mode is selected

by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 transceiver control is implemented using the nRTS control signal from an asynchronous serial port to enable the RS-485 transceiver. In RS-485 mode, many characteristics of the receiving and transmitting are same as UART.

5.13.2 Features

- Full duplex, asynchronous communications
- Separates receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads
- Supports hardware auto flow control/flow control function (nCTS, nRTS) and programmable nRTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Supports programmable baud-rate generator for each channel individually
- Supports nCTS wake-up function (UART0 and UART1 support)
- Supports 7-bit receiver buffer time-out detection function
- UART0/UART1 can through DMA channels to receive/transmit data
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA_TOR [DLY] register
- Supports break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
 - Programmable data bit length, 5-, 6-, 7-, 8-bit character
 - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
 - Programmable stop bit length, 1, 1.5, or 2 stop bit generation
- IrDA SIR function mode
 - Supports 3-/16-bit duration for normal mode
- LIN function mode
 - Supports LIN master/slave mode
 - Supports programmable break generation function for transmitter
 - Supports break detect function for receiver
- RS-485 function mode.
 - Supports RS-485 9-bit mode
 - Supports hardware or software direct enable control provided by nRTS pin

ηυνοτοη

5.20 FLASH MEMORY CONTROLLER (FMC)

5.20.1 Overview


The NuMicro[™] NUC200 Series has 128/64/32K bytes on-chip embedded Flash for application program memory (APROM) that can be updated through ISP procedure. The In-System-Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip is powered on, Cortex[™]-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, the NuMicro[™] NUC200 Series also provides additional DATA Flash for user to store some application dependent data. For 128K bytes APROM device, the data flash is shared with original 128K program memory and its start address is configurable in Config1. For 64K/32K bytes APROM device, the data flash is fixed at 4K.

5.20.2 Features

- Runs up to 50 MHz with zero wait state for continuous address read access
- All embedded flash memory supports 512 bytes page erase
- 128/64/32 KB application program memory (APROM)
- 4 KB In-System-Programming (ISP) loader program memory (LDROM)
- 4KB data flash for 64/32 KB APROM device
- Configurable data flash size for 128KB APROM device
- Configurable or fixed 4 KB data flash with 512 bytes page erase unit
- Supports In-Application-Programming (IAP) to switch code between APROM and LDROM without reset
- In-System-Programming (ISP) to update on-chip Flash

NuMicro™ NUC200/220 Series Datasheet

7.2 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)



		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	Α			1.6	
STAND OFF	A1	0.05		0.15	
MOLD THICKNESS	A2	1.35	1.4	1.45	
LEAD WIDTH(PLATING)	b	0.13	0.18	0.23	
LEAD WIDTH	b1	0.13	0.16	0.19	
L/F THICKNESS(PLATIN	с	0.09		0.2	
L/F THICKNESS		c1	0.09		0.16
	Х	D	9 BSC		
	Y	Е	9 BSC		
BODY SIZE	Х	D1	7 BSC		
BODT SIZE	Y	E1	7 BSC		
LEAD PITCH	e	0.4 BSC			
		L	0.45	0.6	0.75
FOOTPRINT	L1	1 REF			
		θ	0.	3.5*	7.
	01	0.			
	02	11.	12*	13*	
	03	11'	12*	13	
	R1	0.08			
	R2	0.08		0.2	
	S	0.2			
PACKAGE EDGE TOLER		0.2			
LEAD EDGE TOLERANC	bbb	0.2			
COPLANARITY	ccc	0.08			
LEAD OFFSET	ddd	0.07			
MOLD FLATNESS	eee	0.05			

