

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	256-BFCQFP with Tie Bar
Supplier Device Package	256-CQFP (75x75)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/5962-0054301qxc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Logic Module Design

The SX-A family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

1-2 v5.3




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v5.3



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22 μ / 0.25 μ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, Actel eX, SX-A, and RTSX-S I/Os.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than $V_{\rm CCI}$ and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and $V_{\rm CCI}$ is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input. Each I/O module has an available power-up resistor of

approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

v5.3 1-7

EQ 2-2

Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.




Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

$$I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$$
 $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for $V_{CCI} > V_{OUT} > 3.1V$ for $0V < V_{OUT} < 0.71V$

Table 2-9 • DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		2.25	2.75	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CCI}	$V_{CCI} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CCI}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CCI}	_	V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CCI}$	-10	+10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CCI}	_	V
V_{OL}	Output Low Voltage	I _{OUT} = 1,500 μA		0.1V _{CCI}	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	рF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).



Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.




Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

$$I_{OH} = (98.0 / V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4 V_{CCI})$$

$$I_{OL} = (256 / V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$$

$$for 0.7 V_{CCI} < V_{OUT} < V_{CCI}$$

$$for 0V < V_{OUT} < 0.18 V_{CCI}$$

EQ 2-3 EQ 2-4

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{\Delta C}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output \ Buffer} + P_{Input \ Buffer}$$

EQ 2-7

or:

$$P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input \ Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output \ Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$$

EQ 2-8

2-8 v5.3

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JA} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

 θ_{JA} = Junction-to-air thermal resistance

 θ_{IC} = Junction-to-case thermal resistance

 T_1 = Junction temperature

 T_A = Ambient temperature

 T_C = Ambient temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

				θ_{JA}		
Package Type	Pin Count	θις	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

Input Buffer Delays

C-Cell Delays




Figure 2-6 • Input Buffer Delays




Figure 2-7 • C-Cell Delays

Cell Timing Characteristics




Figure 2-8 • Flip-Flops

2-16 v5.3

Table 2-14 • A54SX08A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 Sp	peed	-1 S	peed	Std. S	Speed	−F S _l	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modul	e Predicted Routing Delays ²							•		
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		8.0	ns
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		8.0		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn}$, $t_{RCO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-22 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 S _I	peed*	-2 S	peed	-1 S	peed	Std.	Std. Speed		-F Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks		ı								
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks	•										
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		8.0		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

2-28 v5.3

Table 2-25 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	-F Speed		
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2, 3}											
t _{DLH}	Data-to-Pad Low to High		3.4		3.9		4.5		5.2		7.3	ns
t _{DHL}	Data-to-Pad High to Low		2.6		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.6		13.4		15.2		17.9		25.0	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.4		3.9		4.5		5.2		7.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.6		3.0		3.3		3.9		5.5	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ⁴	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ⁴	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-28 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 Speed Std. Speed		-F Speed				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											
t _{PD}	Internal Array Module		8.0		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		8.0		0.9		1.0		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	ng											
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		8.0		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t _{RECASYN}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					•		•		•		
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		8.0		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-34 v5.3

Table 2-29 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 Sı	peed*	-2 S	peed	-1 Speed Std.		Speed	-F Speed			
Parameter	Description		Max.		Max.		Мах.		Max.		Max.	Units
Dedicated (Hardwired Array Clock Netwo	rks		l .		ı		<u> </u>		<u> </u>		ı
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.6		0.6		0.7		8.0		1.3	ns
t _{HP}	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f_{HMAX}	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.0	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

Note: *All –3 speed grades have been discontinued.

2-36 v5.3

SX-A Family FPGAs

Table 2-32 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2,3}											•
t _{DLH}	Data-to-Pad Low to High		3.3		3.8		4.2		5.0		7.0	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.1		12.8		14.5		17.0		23.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.2		5.0		7.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|S]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-39 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2, 3}											
t _{DLH}	Data-to-Pad Low to High		3.9		4.5		5.1		6.0		8.4	ns
t _{DHL}	Data-to-Pad High to Low		3.1		3.6		4.1		4.8		6.7	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		12.7		14.6		16.5		19.4		27.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.5		5.1		6.0		8.4	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.1		3.6		4.1		4.8		6.7	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

2-50 v5.3

Table 2-40 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}, V_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$)

		-3 Speed ¹	-2 Spee	d	-1 Speed	Std.	Speed	-F Speed		
Parameter	Description	Min. Max.	Min. Ma	x.	Min. Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing ²		•			•				
t _{DLH}	Data-to-Pad Low to High	2.3	2.	7	3.0		3.6		5.0	ns
t _{DHL}	Data-to-Pad High to Low	2.5	2.	9	3.2		3.8		5.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.4	1.	7	1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.3	2.	7	3.0		3.6		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.5	2.	8	3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	2.	9	3.2		3.8		5.3	ns
d_{TLH}^3	Delta Low to High	0.025	0.0)3	0.03		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.0	15	0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴									
t _{DLH}	Data-to-Pad Low to High	3.2	3.	7	4.2		5.0		6.9	ns
t _{DHL}	Data-to-Pad High to Low	3.2	3.	7	4.2		4.9		6.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	10.3	11	.9	13.5		15.8		22.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.2	2.	6	2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18	.9	21.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.2	3.	7	4.2		5.0		6.9	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.9	3.	3	3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	3.2	3.	7	4.2		4.9		6.9	ns
d_{TLH}^{3}	Delta Low to High	0.025	0.0)3	0.03		0.04		0.045	ns/pF
d_{THL}^3	Delta High to Low	0.015	0.0	15	0.015		0.015		0.025	ns/pF
d_{THLS}^{3}	Delta High to Low—low slew	0.053	0.0	53	0.067		0.073		0.107	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25 Ω resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [VIns] = $(0.1*V_{CCI} - 0.9*V_{CCI})$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Package Pin Assignments

208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

v5.3 3-1



208-Pin PQFP											
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function							
71	I/O	I/O	I/O	I/O							
72	I/O	I/O	I/O	I/O							
73	NC	I/O	I/O	I/O							
74	I/O	I/O	I/O	QCLKA							
75	NC	I/O	I/O	I/O							
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O							
77	GND	GND	GND	GND							
78	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}							
79	GND	GND	GND	GND							
80	NC	NC	NC	NC							
81	I/O	I/O	I/O	I/O							
82	HCLK	HCLK	HCLK	HCLK							
83	I/O	I/O	I/O	V_{CCI}							
84	I/O	I/O	I/O	QCLKB							
85	NC	I/O	I/O	I/O							
86	I/O	I/O	I/O	I/O							
87	I/O	I/O	I/O	I/O							
88	NC	I/O	I/O	I/O							
89	I/O	I/O	I/O	I/O							
90	I/O	I/O	I/O	I/O							
91	NC	I/O	I/O	I/O							
92	I/O	I/O	I/O	I/O							
93	I/O	I/O	I/O	I/O							
94	NC	I/O	I/O	I/O							
95	I/O	I/O	I/O	I/O							
96	I/O	I/O	I/O	I/O							
97	NC	I/O	I/O	I/O							
98	V_{CCI}	V_{CCI}	V_{CCI}	V_{CCI}							
99	I/O	I/O	I/O	I/O							
100	I/O	I/O	I/O	I/O							
101	I/O	I/O	I/O	I/O							
102	I/O	I/O	I/O	I/O							
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O							
104	I/O	1/0	I/O	I/O							
105	GND	GND	GND	GND							

208-Pin PQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	
106	NC	I/O	I/O	I/O	
107	I/O	I/O	I/O	I/O	
108	NC	I/O	I/O	I/O	
109	I/O	I/O	I/O	I/O	
110	I/O	I/O	I/O	I/O	
111	I/O	I/O	I/O	I/O	
112	I/O	I/O	I/O	I/O	
113	I/O	I/O	I/O	I/O	
114	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}	
115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	
116	NC	I/O	I/O	GND	
117	I/O	I/O	I/O	V_{CCA}	
118	I/O	I/O	I/O	I/O	
119	NC	I/O	I/O	I/O	
120	I/O	I/O	I/O	I/O	
121	I/O	I/O	I/O	I/O	
122	NC	I/O	I/O	I/O	
123	I/O	I/O	I/O	I/O	
124	I/O	I/O	I/O	I/O	
125	NC	I/O	I/O	I/O	
126	I/O	I/O	I/O	I/O	
127	I/O	I/O	I/O	I/O	
128	I/O	I/O	I/O	I/O	
129	GND	GND	GND	GND	
130	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}	
131	GND	GND	GND	GND	
132	NC	NC	NC	I/O	
133	I/O	I/O	I/O	I/O	
134	I/O	I/O	I/O	I/O	
135	NC	I/O	I/O	I/O	
136	I/O	I/O	I/O	1/0	
137	I/O	I/O	I/O	I/O	
138	NC	1/0	1/0	I/O	
139	I/O	1/0	I/O	1/0	
140	I/O	I/O	I/O	I/O	

v5.3 3-3

144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
G1	I/O	1/0	I/O		
G2	GND	GND	GND		
G3	I/O	1/0	I/O		
G4	I/O	1/0	1/0		
G5	GND	GND	GND		
G6	GND	GND	GND		
G7	GND	GND	GND		
G8	V _{CCI}	V _{CCI}	V_{CCI}		
G9	I/O	I/O	I/O		
G10	I/O	I/O	I/O		
G11	I/O	1/0	I/O		
G12	I/O	1/0	I/O		
H1	TRST, I/O	TRST, I/O	TRST, I/O		
H2	I/O	1/0	I/O		
Н3	I/O	1/0	I/O		
H4	I/O	1/0	I/O		
H5	V_{CCA}	V_{CCA}	V_{CCA}		
H6	V_{CCA}	V_{CCA}	V_{CCA}		
H7	V _{CCI}	V _{CCI}	V _{CCI}		
Н8	V _{CCI}	V _{CCI}	V _{CCI}		
H9	V _{CCA}	V_{CCA}	V_{CCA}		
H10	I/O	1/0	I/O		
H11	I/O	1/0	I/O		
H12	NC	NC	NC		
J1	I/O	1/0	I/O		
J2	I/O	1/0	I/O		
J3	I/O	1/0	I/O		
J4	I/O	1/0	I/O		
J5	I/O	1/0	I/O		
J6	PRB, I/O	PRB, I/O	PRB, I/O		
J7	I/O	1/0	I/O		
J8	I/O	1/0	I/O		
J9	I/O	1/0	I/O		
J10	I/O	1/0	I/O		
J11	I/O	I/O	I/O		
J12	V _{CCA}	V _{CCA}	V _{CCA}		

144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
K1	I/O	I/O	1/0		
K2	I/O	I/O	1/0		
K3	I/O	I/O	1/0		
K4	I/O	I/O	1/0		
K5	I/O	I/O	1/0		
K6	I/O	I/O	1/0		
K7	GND	GND	GND		
K8	I/O	I/O	1/0		
K9	I/O	I/O	I/O		
K10	GND	GND	GND		
K11	I/O	I/O	I/O		
K12	I/O	I/O	I/O		
L1	GND	GND	GND		
L2	I/O	I/O	1/0		
L3	I/O	I/O	I/O		
L4	I/O	I/O	1/0		
L5	I/O	I/O	I/O		
L6	I/O	I/O	I/O		
L7	HCLK	HCLK	HCLK		
L8	I/O	I/O	I/O		
L9	I/O	I/O	I/O		
L10	I/O	I/O	I/O		
L11	I/O	I/O	I/O		
L12	I/O	I/O	I/O		
M1	I/O	I/O	I/O		
M2	I/O	I/O	I/O		
M3	I/O	I/O	I/O		
M4	I/O	I/O	I/O		
M5	I/O	I/O	I/O		
M6	I/O	I/O	I/O		
M7	V _{CCA}	V _{CCA}	V _{CCA}		
M8	I/O	I/O	I/O		
M9	I/O	I/O	I/O		
M10	I/O	I/O	I/O		
M11	TDO, I/O	TDO, I/O	TDO, I/O		
M12	I/O	I/O	I/O		

3-20 v5.3



256-Pin FBGA					
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function		
P15	I/O	I/O	I/O		
P16	I/O	I/O	I/O		
R1	1/0	I/O	1/0		
R2	GND	GND	GND		
R3	1/0	I/O	1/0		
R4	NC	I/O	I/O		
R5	I/O	I/O	1/0		
R6	I/O	I/O	1/0		
R7	1/0	1/0	1/0		
R8	I/O	I/O	1/0		
R9	HCLK	HCLK	HCLK		
R10	I/O	I/O	QCLKB		
R11	I/O	I/O	1/0		
R12	I/O	I/O	1/0		
R13	1/0	1/0	1/0		
R14	I/O	I/O	1/0		
R15	GND	GND	GND		
R16	GND	GND	GND		
T1	GND	GND	GND		
T2	I/O	I/O	I/O		
T3	I/O	I/O	1/0		
T4	NC	I/O	I/O		
T5	I/O	I/O	I/O		
T6	I/O	I/O	I/O		
T7	I/O	I/O	1/0		
T8	I/O	I/O	1/0		
T9	V _{CCA}	V_{CCA}	V_{CCA}		
T10	I/O	I/O	1/0		
T11	I/O	I/O	I/O		
T12	NC	I/O	I/O		
T13	I/O	I/O	I/O		
T14	I/O	I/O	I/O		
T15	TDO, I/O	TDO, I/O	TDO, I/O		
T16	GND	GND	GND		

v5.3 3-25