



Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	12000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx08a-1tqg100">https://www.e-xfl.com/product-detail/microchip-technology/a54sx08a-1tqg100</a>

## Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

**Notes:**

1. C = Commercial
2. I = Industrial
3. A = Automotive
4. M = Military
5. B = MIL-STD-883 Class B
6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

## Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	✓	✓	✓	Discontinued
Industrial		✓	✓	✓	Discontinued
Automotive		✓			
Military		✓	✓		
MIL-STD-883B		✓	✓		

**Notes:**

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

## Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA

and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD—corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4




Figure 1-7 • SX-A HCLK Clock Buffer




Figure 1-8 • SX-A Routed Clock Buffer

## Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

### Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

### Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V<sub>CC</sub> should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

*Table 1-6 • Boundary-Scan Pin Configurations and Functions*

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test-Logic-Reset

*Figure 1-12 • Device Selection Wizard*

*Table 1-5 • Reserve Pin Definitions*

Pin	Function
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up
Reserve Probe	Keeps pins from being used or regular I/O

### TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

Where:

$C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF

$C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF

$C_{EQI}$  = Equivalent capacitance of input buffers in pF

$C_{EQO}$  = Equivalent capacitance of output buffers in pF

$C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF

$C_{EQHV}$  = Variable capacitance of HCLK in pF

$C_{EQHF}$  = Fixed capacitance of HCLK in pF

$C_L$  = Output lead capacitance in pF

$f_m$  = Average logic module switching rate in MHz

$f_n$  = Average input buffer switching rate in MHz

$f_p$  = Average output buffer switching rate in MHz

$f_{q1}$  = Average CLKA rate in MHz

$f_{q2}$  = Average CLKB rate in MHz

$f_{s1}$  = Average HCLK rate in MHz

$m$  = Number of logic modules switching at  $f_m$

$n$  = Number of input buffers switching at  $f_n$

$p$  = Number of output buffers switching at  $f_p$

$q_1$  = Number of clock loads on CLKA

$q_2$  = Number of clock loads on CLKB

$r_1$  = Fixed capacitance due to CLKA

$r_2$  = Fixed capacitance due to CLKB

$s_1$  = Number of clock loads on HCLK

$x$  = Number of I/Os at logic low

$y$  = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Combinatorial modules ( $C_{EQCM}$ )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules ( $C_{EQCM}$ )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers ( $C_{EQI}$ )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers ( $C_{EQO}$ )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks ( $C_{EQCR}$ )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable ( $C_{EQHV}$ )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A ( $r_1$ )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

## Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

### Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

## Temperature and Voltage Derating Factors

*Table 2-13 • Temperature and Voltage Derating Factors  
(Normalized to Worst-Case Commercial,  $T_J = 70^\circ\text{C}$ ,  $V_{CCA} = 2.25 \text{ V}$ )*

$V_{CCA}$	Junction Temperature ( $T_J$ )						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99

### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

### Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

## Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.9	1.1	1.2	1.7	ns				
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.4	0.4	0.5	0.5	0.6	0.6	ns
$t_{RD3}$	FO = 1 Routing Delay	0.3	0.4	0.5	0.6	0.6	0.7	0.8	0.9	ns
$t_{RD4}$	FO = 2 Routing Delay	0.5	0.5	0.6	0.6	0.7	0.7	0.8	0.8	ns
$t_{RD8}$	FO = 3 Routing Delay	0.6	0.7	0.8	0.8	0.9	0.9	1.1	1.1	ns
$t_{RD12}$	FO = 4 Routing Delay	0.8	0.9	1	1	1.1	1.2	1.4	1.4	ns
$t_{RD16}$	FO = 8 Routing Delay	1.4	1.5	1.8	1.8	2.0	2.0	2.5	2.5	ns
$t_{RD32}$	FO = 12 Routing Delay	2	2.2	2.6	2.6	2.8	2.8	3.6	3.6	ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.7	0.8	0.9	0.9	1.0	1.0	1.3	1.3	ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.6	0.6	0.8	0.8	1.0	1.0	1.0	1.0	ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4	1.5	1.8	1.8	2.5	2.5	2.5	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.4	0.4	0.5	0.5	0.7	0.7	0.7	0.7	ns
$t_{HASYN}$	Asynchronous Hold Time	0.3	0.3	0.4	0.4	0.6	0.6	0.6	0.6	ns
$t_{MPW}$	Clock Pulse Width	1.6	1.8	2.1	2.1	2.9	2.9	2.9	2.9	ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.8	0.9	1.0	1.0	1.4	1.4	1.4	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.0	1.2	1.4	1.4	1.9	1.9	1.9	1.9	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.6	0.6	0.7	0.7	1.0	1.0	1.0	1.0	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	0.9	1.3	1.3	1.3	1.3	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LVTTL	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LVTTL	1.0	1.1	1.3	1.3	1.8	1.8	1.8	1.8	ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>								
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.4		1.6		1.8	2.6	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7	2.4
$t_{HPWH}$	Minimum Pulse Width High	1.6		1.8		2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew		0.4		0.4		0.5	0.7
$t_{HP}$	Minimum Period	3.2		3.6		4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency		313		278		238	172
<b>Routed Array Clock Networks</b>								
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0		1.1		1.3	1.8	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.0		1.1		1.3	1.8	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.1		1.2		1.4	2.0	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7	2.4
$t_{RPWH}$	Minimum Pulse Width High	1.6		1.8		2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)		0.7		0.8		0.9	1.3
$t_{RCKSW}$	Maximum Skew (50% Load)		0.7		0.8		0.9	1.3
$t_{RCKSW}$	Maximum Skew (100% Load)		0.9		1.0		1.2	1.7

Table 2-17 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>								
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2		1.3		1.5		2.3 ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4 2.0 ns	
$t_{HPWH}$	Minimum Pulse Width High	1.6		1.8		2.1		2.9 ns
$t_{HPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1		2.9 ns
$t_{HCKSW}$	Maximum Skew		0.4		0.4		0.5 0.8 ns	
$t_{HP}$	Minimum Period	3.2		3.6		4.2		5.8 ns
$f_{HMAX}$	Maximum Frequency		313		278		238 172 MHz	
<b>Routed Array Clock Networks</b>								
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	0.9		1.0		1.2		1.7 ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0 2.7 ns	
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	0.9		1.0		1.2		1.7 ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.5		1.7		2.0		2.7 ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.1		1.3		1.5		2.1 ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.6		1.8		2.1		2.9 ns
$t_{RPWH}$	Minimum Pulse Width High	1.6		1.8		2.1		2.9 ns
$t_{RPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1		2.9 ns
$t_{RCKSW}$	Maximum Skew (Light Load)		0.8		0.9		1.1 1.5 ns	
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8		1.0		1.1		1.5 ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9		1.0		1.2		1.7 ns

Table 2-18 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>2.5 V LVCMOS Output Module Timing<sup>1,2</sup></b>										
$t_{DLH}$	Data-to-Pad Low to High	3.9	4.4	5.2	7.2	ns				
$t_{DHL}$	Data-to-Pad High to Low	3.0	3.4	3.9	5.5	ns				
$t_{DHLS}$	Data-to-Pad High to Low—low slew	13.3	15.1	17.7	24.8	ns				
$t_{ENZL}$	Enable-to-Pad, Z to L	2.8	3.2	3.7	5.2	ns				
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	13.7	15.5	18.2	25.5	ns				
$t_{ENZH}$	Enable-to-Pad, Z to H	3.9	4.4	5.2	7.2	ns				
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.3	4.7	ns				
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.0	3.4	3.9	5.5	ns				
$d_{TLH}^3$	Delta Low to High	0.037	0.043	0.051	0.071	ns/pF				
$d_{THL}^3$	Delta High to Low	0.017	0.023	0.023	0.037	ns/pF				
$d_{THLS}^3$	Delta High to Low—low slew	0.06	0.071	0.086	0.117	ns/pF				

**Note:**

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-19 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>3.3 V PCI Output Module Timing<sup>1</sup></b>								
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.4	2.9	4.0	ns		
$t_{DHL}$	Data-to-Pad High to Low	2.3	2.6	3.1	4.3	ns		
$t_{ENZL}$	Enable-to-Pad, Z to L	1.7	1.9	2.2	3.1	ns		
$t_{ENZH}$	Enable-to-Pad, Z to H	2.2	2.4	2.9	4.0	ns		
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.8	3.2	3.8	5.3	ns		
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.3	2.6	3.1	4.3	ns		
$d_{TLH}^2$	Delta Low to High	0.03	0.03	0.04	0.045	ns/pF		
$d_{THL}^2$	Delta High to Low	0.015	0.015	0.015	0.025	ns/pF		
<b>3.3 V LVTTL Output Module Timing<sup>3</sup></b>								
$t_{DLH}$	Data-to-Pad Low to High	3.0	3.4	4.0	5.6	ns		
$t_{DHL}$	Data-to-Pad High to Low	3.0	3.3	3.9	5.5	ns		
$t_{DHLS}$	Data-to-Pad High to Low—low slew	10.4	11.8	13.8	19.3	ns		
$t_{ENZL}$	Enable-to-Pad, Z to L	2.6	2.9	3.4	4.8	ns		
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	18.9	21.3	25.4	34.9	ns		
$t_{ENZH}$	Enable-to-Pad, Z to H	3	3.4	4	5.6	ns		
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.3	3.7	4.4	6.2	ns		
$t_{ENHZ}$	Enable-to-Pad, H to Z	3	3.3	3.9	5.5	ns		
$d_{TLH}^2$	Delta Low to High	0.03	0.03	0.04	0.045	ns/pF		
$d_{THL}^2$	Delta High to Low	0.015	0.015	0.015	0.025	ns/pF		
$d_{THLS}^2$	Delta High to Low—low slew	0.053	0.067	0.073	0.107	ns/pF		

**Notes:**

1. Delays based on 10 pF loading and 25  $\Omega$  resistance.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[|LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF

$d_{T[|LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-26 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.0	2.3	2.6	3.1	4.3	ns
$t_{DHL}$	Data-to-Pad High to Low	2.2	2.5	2.8	3.3	4.6	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.0	2.3	2.6	3.1	4.3	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.2	2.5	2.8	3.3	4.6	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.8	3.2	3.6	4.3	6.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.7	3.1	3.5	4.1	5.7	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	9.5	10.9	12.4	14.6	20.4	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.8	3.2	3.6	4.3	6.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.7	3.1	3.5	4.1	5.7	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-27 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.2	2.5	2.8	3.3	4.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.7	7.7	8.7	10.2	14.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-29 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.0	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-32 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min. Max.</b>	<b>Min. Max.</b>	<b>Min. Max.</b>	<b>Min. Max.</b>	<b>Min. Max.</b>	
<b>2.5 V LVC MOS Output Module Timing<sup>2,3</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	3.3	3.8	4.2	5.0	7.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.5	2.9	3.2	3.8	5.3	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	11.1	12.8	14.5	17.0	23.8	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.8	3.2	3.7	5.2	ns
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	11.8	13.7	15.5	18.2	25.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.3	3.8	4.2	5.0	7.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.1	2.5	2.8	3.3	4.7	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.2	3.8	5.3	ns
$d_{TLH}^4$	Delta Low to High	0.031	0.037	0.043	0.051	0.071	ns/pF
$d_{THL}^4$	Delta High to Low	0.017	0.017	0.023	0.023	0.037	ns/pF
$d_{THLS}^4$	Delta High to Low—low slew	0.057	0.06	0.071	0.086	0.117	ns/pF

**Note:**

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-38 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.8	ns
$t_{HPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{HCKSW}$	Maximum Skew	1.4	1.6	1.8	2.1	3.3	ns
$t_{HP}$	Minimum Period	3.0	3.4	4.0	4.6	6.4	ns
$f_{HMAX}$	Maximum Frequency	333	294	250	217	156	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.3	2.6	3.0	3.5	4.9	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.8	3.2	3.6	4.3	6.0	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	3.0	3.4	3.9	4.6	6.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.6	3.0	3.4	3.9	5.5	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	3.2	3.6	4.1	4.8	6.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.9	2.2	2.5	3.0	4.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	1.9	2.2	2.5	3.0	4.1	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.9	2.2	2.5	3.0	4.1	ns
<b>Quadrant Array Clock Networks</b>							
$t_{QCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.6	ns
$t_{QCHKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.3	1.4	1.6	1.9	2.7	ns
$t_{QCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.4	1.6	1.8	2.1	3.0	ns
$t_{QCHKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.4	1.7	1.9	2.2	3.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-38 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{QCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.4	ns
$t_{QCHKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.5	ns
$t_{QPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{QPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{QCKSW}$	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
$t_{QCKSW}$	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
$t_{QCKSW}$	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

**Note:** \*All -3 speed grades have been discontinued.


---

# Package Pin Assignments

---

## 208-Pin PQFP

---



---

Figure 3-1 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
P15	I/O	I/O	I/O
P16	I/O	I/O	I/O
R1	I/O	I/O	I/O
R2	GND	GND	GND
R3	I/O	I/O	I/O
R4	NC	I/O	I/O
R5	I/O	I/O	I/O
R6	I/O	I/O	I/O
R7	I/O	I/O	I/O
R8	I/O	I/O	I/O
R9	HCLK	HCLK	HCLK
R10	I/O	I/O	QCLKB
R11	I/O	I/O	I/O
R12	I/O	I/O	I/O
R13	I/O	I/O	I/O
R14	I/O	I/O	I/O
R15	GND	GND	GND
R16	GND	GND	GND
T1	GND	GND	GND
T2	I/O	I/O	I/O
T3	I/O	I/O	I/O
T4	NC	I/O	I/O
T5	I/O	I/O	I/O
T6	I/O	I/O	I/O
T7	I/O	I/O	I/O
T8	I/O	I/O	I/O
T9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
T10	I/O	I/O	I/O
T11	I/O	I/O	I/O
T12	NC	I/O	I/O
T13	I/O	I/O	I/O
T14	I/O	I/O	I/O
T15	TDO, I/O	TDO, I/O	TDO, I/O
T16	GND	GND	GND

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
A1	NC*	NC
A2	NC*	NC
A3	NC*	I/O
A4	NC*	I/O
A5	NC*	I/O
A6	I/O	I/O
A7	I/O	I/O
A8	I/O	I/O
A9	I/O	I/O
A10	I/O	I/O
A11	NC*	I/O
A12	NC*	I/O
A13	I/O	I/O
A14	NC*	NC
A15	NC*	I/O
A16	NC*	I/O
A17	I/O	I/O
A18	I/O	I/O
A19	I/O	I/O
A20	I/O	I/O
A21	NC*	I/O
A22	NC*	I/O
A23	NC*	I/O
A24	NC*	I/O
A25	NC*	NC
A26	NC*	NC
AA1	NC*	I/O
AA2	NC*	I/O
AA3	V <sub>CCA</sub>	V <sub>CCA</sub>
AA4	I/O	I/O
AA5	I/O	I/O
AA22	I/O	I/O
AA23	I/O	I/O
AA24	I/O	I/O
AA25	NC*	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AA26	NC*	I/O
AB1	NC*	NC
AB2	V <sub>CCI</sub>	V <sub>CCI</sub>
AB3	I/O	I/O
AB4	I/O	I/O
AB5	NC*	I/O
AB6	I/O	I/O
AB7	I/O	I/O
AB8	I/O	I/O
AB9	I/O	I/O
AB10	I/O	I/O
AB11	I/O	I/O
AB12	PRB, I/O	PRB, I/O
AB13	V <sub>CCA</sub>	V <sub>CCA</sub>
AB14	I/O	I/O
AB15	I/O	I/O
AB16	I/O	I/O
AB17	I/O	I/O
AB18	I/O	I/O
AB19	I/O	I/O
AB20	TDO, I/O	TDO, I/O
AB21	GND	GND
AB22	NC*	I/O
AB23	I/O	I/O
AB24	I/O	I/O
AB25	NC*	I/O
AB26	NC*	I/O
AC1	I/O	I/O
AC2	I/O	I/O
AC3	I/O	I/O
AC4	NC*	I/O
AC5	V <sub>CCI</sub>	V <sub>CCI</sub>
AC6	I/O	I/O
AC7	V <sub>CCI</sub>	V <sub>CCI</sub>
AC8	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AC9	I/O	I/O
AC10	I/O	I/O
AC11	I/O	I/O
AC12	I/O	QCLKA
AC13	I/O	I/O
AC14	I/O	I/O
AC15	I/O	I/O
AC16	I/O	I/O
AC17	I/O	I/O
AC18	I/O	I/O
AC19	I/O	I/O
AC20	V <sub>CCI</sub>	V <sub>CCI</sub>
AC21	I/O	I/O
AC22	I/O	I/O
AC23	NC*	I/O
AC24	I/O	I/O
AC25	NC*	I/O
AC26	NC*	I/O
AD1	I/O	I/O
AD2	I/O	I/O
AD3	GND	GND
AD4	I/O	I/O
AD5	I/O	I/O
AD6	I/O	I/O
AD7	I/O	I/O
AD8	I/O	I/O
AD9	V <sub>CCI</sub>	V <sub>CCI</sub>
AD10	I/O	I/O
AD11	I/O	I/O
AD12	I/O	I/O
AD13	V <sub>CCI</sub>	V <sub>CCI</sub>
AD14	I/O	I/O
AD15	I/O	I/O
AD16	I/O	I/O
AD17	V <sub>CCI</sub>	V <sub>CCI</sub>

**Note:** \*These pins must be left floating on the A54SX32A device.

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
C19	I/O	I/O
C20	V <sub>CCI</sub>	V <sub>CCI</sub>
C21	I/O	I/O
C22	I/O	I/O
C23	I/O	I/O
C24	I/O	I/O
C25	NC*	I/O
C26	NC*	I/O
D1	NC*	I/O
D2	TMS	TMS
D3	I/O	I/O
D4	V <sub>CCI</sub>	V <sub>CCI</sub>
D5	NC*	I/O
D6	TCK, I/O	TCK, I/O
D7	I/O	I/O
D8	I/O	I/O
D9	I/O	I/O
D10	I/O	I/O
D11	I/O	I/O
D12	I/O	QCLKC
D13	I/O	I/O
D14	I/O	I/O
D15	I/O	I/O
D16	I/O	I/O
D17	I/O	I/O
D18	I/O	I/O
D19	I/O	I/O
D20	I/O	I/O
D21	V <sub>CCI</sub>	V <sub>CCI</sub>
D22	GND	GND
D23	I/O	I/O
D24	I/O	I/O
D25	NC*	I/O
D26	NC*	I/O
E1	NC*	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
E2	NC*	I/O
E3	I/O	I/O
E4	I/O	I/O
E5	GND	GND
E6	TDI, IO	TDI, IO
E7	I/O	I/O
E8	I/O	I/O
E9	I/O	I/O
E10	I/O	I/O
E11	I/O	I/O
E12	I/O	I/O
E13	V <sub>CCA</sub>	V <sub>CCA</sub>
E14	CLKB	CLKB
E15	I/O	I/O
E16	I/O	I/O
E17	I/O	I/O
E18	I/O	I/O
E19	I/O	I/O
E20	I/O	I/O
E21	I/O	I/O
E22	I/O	I/O
E23	I/O	I/O
E24	I/O	I/O
E25	V <sub>CCI</sub>	V <sub>CCI</sub>
E26	GND	GND
F1	V <sub>CCI</sub>	V <sub>CCI</sub>
F2	NC*	I/O
F3	NC*	I/O
F4	I/O	I/O
F5	I/O	I/O
F22	I/O	I/O
F23	I/O	I/O
F24	I/O	I/O
F25	I/O	I/O
F26	NC*	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
G1	NC*	I/O
G2	NC*	I/O
G3	NC*	I/O
G4	I/O	I/O
G5	I/O	I/O
G22	I/O	I/O
G23	V <sub>CCA</sub>	V <sub>CCA</sub>
G24	I/O	I/O
G25	NC*	I/O
G26	NC*	I/O
H1	NC*	I/O
H2	NC*	I/O
H3	I/O	I/O
H4	I/O	I/O
H5	I/O	I/O
H22	I/O	I/O
H23	I/O	I/O
H24	I/O	I/O
H25	NC*	I/O
H26	NC*	I/O
J1	NC*	I/O
J2	NC*	I/O
J3	I/O	I/O
J4	I/O	I/O
J5	I/O	I/O
J22	I/O	I/O
J23	I/O	I/O
J24	I/O	I/O
J25	V <sub>CCI</sub>	V <sub>CCI</sub>
J26	NC*	I/O
K1	I/O	I/O
K2	V <sub>CCI</sub>	V <sub>CCI</sub>
K3	I/O	I/O
K4	I/O	I/O
K5	V <sub>CCA</sub>	V <sub>CCA</sub>

**Note:** \*These pins must be left floating on the A54SX32A device.