

Welcome to <u>E-XFL.COM</u>

#### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

ĿXFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	111
Number of Gates	12000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08a-2fg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **General Description**


# Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22  $\mu$ m / 0.25  $\mu$ m CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

# **SX-A Family Architecture**

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

## **Routing Resources**

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization



## **Boundary-Scan Testing (BST)**

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

### **Dedicated Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

## Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V<sub>CCI</sub> should be placed on the TMS pin to pull it High by default.** 

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 •	<b>Boundary-Scan Pin Configurations and</b>
	Functions

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

#### Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function					
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)					
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up					
Reserve Probe	Keeps pins from being used or regular I/O					

### TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

# **Electrical Specifications**

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

			Comm	ercial	Indus	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -1 \text{ mA})$	0.9 V <sub>CCI</sub>		0.9 V <sub>CCI</sub>		V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OH</sub> = -8 mA)	2.4		2.4		V
V <sub>OL</sub>	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 1 mA)		0.4		0.4	V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 12 mA)		0.4		0.4	V
V <sub>IL</sub>	Input Low Voltage			0.8		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	5.75	2.0	5.75	V
I <sub>IL</sub> /I <sub>IH</sub>	Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND		-10	10	-10	10	μA
I <sub>OZ</sub>	Tristate Output Leakage Current		-10	10	-10	10	μΑ
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
I <sub>CC</sub>	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web	• ).			•		

Note: \*The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

### Table 2-6 • 2.5 V LVCMOS2 Electrical Specifications

			Comn	nercial	Indu	strial	
Symbol	I Parameter		Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -100 \mu\text{A})$	2.1		2.1		V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I <sub>OH</sub> = -1 mA)	2.0		2.0		V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I <sub>OH</sub> =2 mA)	1.7		1.7		V
V <sub>OL</sub>	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 100 μA)		0.2		0.2	V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 1 mA)		0.4		0.4	V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 2 mA)		0.7		0.7	V
V <sub>IL</sub>	Input Low Voltage, V <sub>OUT</sub> ≤ V <sub>VOL(max)</sub>		-0.3	0.7	-0.3	0.7	V
V <sub>IH</sub>	Input High Voltage, V <sub>OUT</sub> ≥ V <sub>VOH(min)</sub>		1.7	5.75	1.7	5.75	V
I <sub>IL</sub> /I <sub>IH</sub>	Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND		-10	10	-10	10	μΑ
I <sub>OZ</sub>	Tristate Output Leakage Current, $V_{OUT} = V_{CCI}$ or GND		-10	10	-10	10	μΑ
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
I <sub>CC</sub>	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						

Note: \*The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

## Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power = 
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

## Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

## **Calculation for Heat Sink**

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$$T_{J} = 110^{\circ}C$$
  
 $T_{A} = 70^{\circ}C$ 

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$  $\theta_{JC} = 3.2^{\circ}C/W$ 

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$ 

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 $\theta_{SA}$  = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15  $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$ 

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

## Table 2-15 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
-----------------------------------	--

		-2 S	peed	–1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Networks					1				1
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.7	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

#### Table 2-18 • A54SX08A Timing Characteristics

		-2 S	peed	-1 S	peed	Std. S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMC	DS Output Module Timing <sup>1,2</sup>	•								
t <sub>DLH</sub>	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

#### Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

## Table 2-24 A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> =4.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	---

		-3 S	beed*	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks		1								<u>.                                    </u>
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t <sub>HP</sub>	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f <sub>HMAX</sub>	Maximum Frequency		357		294		263		227		167	MHz
<b>Routed Arr</b>	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t <sub>rckl</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

*Note:* \**All* –3 speed grades have been discontinued.

#### Table 2-25 A54SX16A Timing Characteristics

-				
(Worst-Case Commercial	Conditions V	2 2 5 1 / 1	1 2 2 E V	T 70°C)
(worst-case commercial	Conditions v	$r_A = Z.ZO V.V$	$V_{CCI} = Z.ZO V_{C}$	$I_1 = 10^{-1}$
(		.CA =-=		- , - <i>-</i> ,

		-3 Speed <sup>1</sup>	-2 S	peed	–1 Sp	beed	Std.	Speed	–F S	peed	
Parameter	Description	Min. Max	. Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing <sup>2, 3</sup>	•									
t <sub>DLH</sub>	Data-to-Pad Low to High	3.4		3.9		4.5		5.2		7.3	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.6		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	11.6		13.4		15.2		17.9		25.0	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.4		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew	11.8		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	3.4		3.9		4.5		5.2		7.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.1		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.6		3.0		3.3		3.9		5.5	ns
$d_{\text{TLH}}^{4}$	Delta Low to High	0.03		0.037		0.043		0.051		0.071	ns/pF
${\sf d_{THL}}^4$	Delta High to Low	0.01	7	0.017		0.023		0.023		0.037	ns/pF
${\sf d_{THLS}}^4$	Delta High to Low—low slew	0.05	7	0.06		0.071		0.086		0.117	ns/pF

#### Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL]HLS]}$  is the worst case delta value from the datasheet in ns/pF.

### Table 2-28 A545X32A Timing Characteristics (Continued)

		-3 Sp	beed <sup>1</sup>	-2 Sp	beed	-1 S	peed	Std. 9	Speed	–F Sp	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

### (Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$ )

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---

		-3 S	beed*	-2 S	peed	-1 S	peed	Std.	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPVVL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
<b>Routed Arr</b>	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>rckl</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

# Table 2-37 • A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 3.0 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )
---

		-3 Sp	eed*	-2 S	peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>QCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.7		1.9		2.2		2.5		3.5	ns
t <sub>QCHKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.7		2		2.2		2.6		3.6	ns
t <sub>QPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QCKSW</sub>	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t <sub>QCKSW</sub>	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t <sub>QCKSW</sub>	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

*Note:* \*All –3 speed grades have been discontinued.



# 100-Pin TQFP




Figure 3-2 • 100-Pin TQFP

## Note



	100-	TQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
71	I/O	I/O	I/O				
72	I/O	I/O	I/O				
73	I/O	I/O	I/O				
74	I/O	I/O	I/O				
75	I/O	I/O	I/O				
76	I/O	I/O	I/O				
77	I/O	I/O	I/O				
78	I/O	I/O	I/O				
79	I/O	I/O	I/O				
80	I/O	I/O	I/O				
81	I/O	I/O	I/O				
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>				
83	I/O	I/O	I/O				
84	I/O	I/O	I/O				
85	I/O	I/O	I/O				
86	I/O	I/O	I/O				
87	CLKA	CLKA	CLKA				
88	CLKB	CLKB	CLKB				
89	NC	NC	NC				
90	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>				
91	GND	GND	GND				
92	PRA, I/O	PRA, I/O	pra, I/o				
93	I/O	I/O	I/O				
94	I/O	I/O	I/O				
95	I/O	I/O	I/O				
96	I/O	I/O	I/O				
97	I/O	I/O	I/O				
98	I/O	I/O	I/O				
99	I/O	I/O	I/O				
100	TCK, I/O	TCK, I/O	TCK, I/O				



# 176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

## Note

# 329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0	0	0	~	~	~	0	~	0	Õ	0	0	0	0	0	~	0
D	0	0	0	0	0	0	0	0	0	0	0	0	0	$\bigcirc$	0	0	0	0	0	0	~	~	0
E F	0	<u> </u>	0	<u> </u>																0	<u> </u>	0	0
G	0	<u> </u>	0	$\sim$																0	$\sim$	ž	0
н	ŏ	-	õ	-																õ	· ·	õ	0
ſ	Ō	Õ	Õ	Ō																Õ	Õ	Õ	Õ
к	0	Ο	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0
L	0	0	0	~						-	-	-	0	Ξ						0	0	0	0
MN	0		~	0						<u> </u>	$\tilde{}$	$\tilde{}$	O	~						0	~	~	0
P	0	0	0	0						-	-	-		-						$\bigcirc$	$\sim$	$\tilde{}$	$\mathbf{O}$
R	-	-	õ	<u> </u>						0	0	$\cup$		$\cup$						õ	-	õ	Ŭ
т	Õ	Õ	Õ	Õ																Õ	õ	õ	Õ
υ	0	0	0	0																0	Ο	0	0
V	0	Ο	Ο	Ο																Ο	Ο	Ο	0
W	-	0	-	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0	$\sim$	0	$\sim$
Y	0	0	0	0	$\sim$	~	-	_	-	-	-	-	-	_	_	_	-	-	$\sim$	0	-	~	~
AA AB	0	0	0	0	0	0	-	<u> </u>	-	-	-	-		-	<u> </u>	-	<u> </u>	-	0	0		0	0
AC	0	0		~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-
L	$\searrow$	_	_	_	_	_	_	_	_	_		$\overline{}$		$\sim$	_	_	_	_	_	_		$\sim$	$\leq$

Figure 3-5 • 329-Pin PBGA (Top View)

### Note



# 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

## Note

<u> </u>		484-Pin FBG	
Nu	A54SX72A Function	A54SX32A Function	Pin Number
	I/O	I/O	C19
	V <sub>CCI</sub>	V <sub>CCI</sub>	C20
	I/O	I/O	C21
	I/O	I/O	C22
	I/O	I/O	C23
	I/O	I/O	C24
	I/O	NC*	C25
	I/O	NC*	C26
	I/O	NC*	D1
	TMS	TMS	D2
	I/O	I/O	D3
	V <sub>CCI</sub>	V <sub>CCI</sub>	D4
	I/O	NC*	D5
	TCK, I/O	TCK, I/O	D6
	I/O	I/O	D7
	I/O	I/O	D8
	I/O	I/O	D9
	I/O	I/O	D10
	I/O	I/O	D11
	QCLKC	I/O	D12
	I/O	I/O	D13
	I/O	I/O	D14
	I/O	I/O	D15
	I/O	I/O	D16
	I/O	I/O	D17
	I/O	I/O	D18
	I/O	I/O	D19
	I/O	I/O	D20
	V <sub>CCI</sub>	V <sub>CCI</sub>	D21
	GND	GND	D22
	I/O	I/O	D23
	I/O	I/O	D24
	I/O	NC*	D25
	I/O	NC*	D26
	I/O	NC*	E1

484-Pin FBGA							
Pin Number	A54SX32A Function	A54SX72A Function					
E2	NC*	I/O					
E3	I/O	I/O					
E4	I/O	I/O					
E5	GND	GND					
E6	TDI, IO	TDI, IO					
E7	I/O	I/O					
E8	I/O	I/O					
E9	I/O	I/O					
E10	I/O	I/O					
E11	I/O	I/O					
E12	I/O	I/O					
E13	V <sub>CCA</sub>	V <sub>CCA</sub>					
E14	CLKB	CLKB					
E15	I/O	I/O					
E16	I/O	I/O					
E17	I/O	I/O					
E18	I/O	I/O					
E19	I/O	I/O					
E20	I/O	I/O					
E21	I/O	I/O					
E22	I/O	I/O					
E23	I/O	I/O					
E24	I/O	I/O					
E25	V <sub>CCI</sub>	V <sub>CCI</sub>					
E26	GND	GND					
F1	V <sub>CCI</sub>	V <sub>CCI</sub>					
F2	NC*	I/O					
F3	NC*	I/O					
F4	I/O	I/O					
F5	I/O	I/O					
F22	I/O	I/O					
F23	I/O	I/O					
F24	I/O	I/O					
F25	I/O	I/O					
F26	NC*	I/O					

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
G1	NC*	I/O		
G2	NC*	I/O		
G3	NC*	I/O		
G4	I/O	I/O		
G5	I/O	I/O		
G22	I/O	I/O		
G23	V <sub>CCA</sub>	V <sub>CCA</sub>		
G24	I/O	I/O		
G25	NC*	I/O		
G26	NC*	I/O		
H1	NC*	I/O		
H2	NC*	I/O		
H3	I/O	I/O		
H4	I/O	I/O		
H5	I/O	I/O		
H22	I/O	I/O		
H23	I/O	I/O		
H24	I/O	I/O		
H25	NC*	I/O		
H26	NC*	I/O		
J1	NC*	I/O		
J2	NC*	I/O		
J3	I/O	I/O		
J4	I/O	I/O		
J5	I/O	I/O		
J22	I/O	I/O		
J23	I/O	I/O		
J24	I/O	I/O		
J25	V <sub>CCI</sub>	V <sub>CCI</sub>		
J26	NC*	I/O		
K1	I/O	I/O		
K2	V <sub>CCI</sub>	V <sub>CCI</sub>		
К3	I/O	I/O		
K4	I/O	I/O		
K5	V <sub>CCA</sub>	V <sub>CCA</sub>		

**Actel**°

**SX-A Family FPGAs** 

*Note:* \*These pins must be left floating on the A54SX32A device.

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	Nu
K10	GND	GND	
K11	GND	GND	Ν
K12	GND	GND	Ν
K13	GND	GND	Ν
K14	GND	GND	Ν
K15	GND	GND	Ν
K16	GND	GND	Ν
K17	GND	GND	Ν
K22	I/O	I/O	Ν
K23	I/O	I/O	Ν
K24	NC*	NC	Ν
K25	NC*	I/O	Ν
K26	NC*	I/O	Ν
L1	NC*	I/O	Ν
L2	NC*	ΙΟ	
L3	I/O	I/O	
L4	I/O	I/O	
L5	I/O	I/O	
L10	GND	GND	
L11	GND	GND	1
L12	GND	GND	1
L13	GND	GND	1
L14	GND	GND	1
L15	GND	GND	1
L16	GND	GND	1
L17	GND	GND	1
L22	I/O	I/O	1
L23	I/O	I/O	1
L24	I/O	I/O	1
L25	I/O	I/O	1
L26	I/O	I/O	1
M1	NC*	NC	1
M2	I/O	I/O	
M3	I/O	I/O	
M4	I/O	I/O	

		Α
Pin Number	A54SX32A Function	A54SX72A Function
M5	I/O	I/O
M10	GND	GND
M11	GND	GND
M12	GND	GND
M13	GND	GND
M14	GND	GND
M15	GND	GND
M16	GND	GND
M17	GND	GND
M22	I/O	I/O
M23	I/O	I/O
M24	I/O	I/O
M25	NC*	I/O
M26	NC*	I/O
N1	I/O	I/O
N2	V <sub>CCI</sub>	V <sub>CCI</sub>
N3	I/O	I/O
N4	I/O	I/O
N5	I/O	I/O
N10	GND	GND
N11	GND	GND
N12	GND	GND
N13	GND	GND
N14	GND	GND
N15	GND	GND
N16	GND	GND
N17	GND	GND
N22	V <sub>CCA</sub>	V <sub>CCA</sub>
N23	I/O	I/O
N24	I/O	I/O
N25	I/O	I/O
N26	NC*	NC
P1	NC*	I/O
P2	NC*	I/O
P3	I/O	I/O

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
P4	I/O	I/O		
P5	V <sub>CCA</sub>	V <sub>CCA</sub>		
P10	GND	GND		
P11	GND	GND		
P12	GND	GND		
P13	GND	GND		
P14	GND	GND		
P15	GND	GND		
P16	GND	GND		
P17	GND	GND		
P22	I/O	ΙΟ		
P23	I/O	I/O		
P24	V <sub>CCI</sub>	V <sub>CCI</sub>		
P25	I/O	I/O		
P26	I/O	I/O		
R1	NC*	I/O		
R2	NC*	I/O		
R3	I/O	I/O		
R4	I/O	I/O		
R5	TRST, I/O	TRST, I/O		
R10	GND	GND		
R11	GND	GND		
R12	GND	GND		
R13	GND	GND		
R14	GND	GND		
R15	GND	GND		
R16	GND	GND		
R17	GND	GND		
R22	I/O	I/O		
R23	I/O	I/O		
R24	I/O	I/O		
R25	NC*	I/O		
R26	NC*	I/O		
T1	NC*	I/O		
T2	NC*	I/O		

Note: \*These pins must be left floating on the A54SX32A device.