E·XFL



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	130
Number of Gates	12000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08a-2pq208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

1. C = Commercial

- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B

6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	1	1	1	Discontinued
Industrial		1	1	1	Discontinued
Automotive		1			
Military		1	1		
MIL-STD-883B		1	1		

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

Logic Module Design

The SX-A family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000 different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V_{CCA} and V_{CCI} do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V_{CCA} voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

Function	Description
Input Buffer Threshold Selections	 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only)
Flexible Output Driver	 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only)
Output Buffer	 "Hot-Swap" Capability (3.3 V PCI is not hot swappable) I/O on an unpowered device does not sink current Can be used for "cold-sparing" Selectable on an individual I/O basis Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.
Power-Up	Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate) Enables deterministic power-up of device V _{CCA} and V _{CCI} can be powered in any order

Table 1-2 • I/O Features

Table 1-3 • I/O Characteristics for All I/O Configurations

	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	0.25 V/ μs	0.025 V/ μs	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μs	μs	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2

Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage


Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.


V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.



Output Buffer Delays





AC Test Loads




Figure 2-5 • AC Test Loads



Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Temperature and Voltage Derating Factors

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T_J = 70°C, V_{CCA} = 2.25 V)

	Junction Temperature (T _J)										
V _{CCA}	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C				
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14				
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07				
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99				

Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 V$, $V_{CCI} = 3.0 V$, $T_J = 70^{\circ}$ C)

		-2 Sp	peed –1 Speed		Std. S	Speed	-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays ²							-		
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-19 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 5	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI Ou	itput Module Timing ¹									
t _{DLH}	Data-to-Pad Low to High		2.2		2.4		2.9		4.0	ns
t _{DHL}	Data-to-Pad High to Low		2.3		2.6		3.1		4.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.7		1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.2		2.4		2.9		4.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.8		3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.3		2.6		3.1		4.3	ns
d_{TLH}^2	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ³									
t _{DLH}	Data-to-Pad Low to High		3.0		3.4		4.0		5.6	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		10.4		11.8		13.8		19.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.6		2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		18.9		21.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H		3		3.4		4		5.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.3		3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3		3.3		3.9		5.5	ns
d_{TLH}^{2}	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
d _{THLS} ²	Delta High to Low—low slew		0.053		0.067		0.073		0.107	ns/pF

Notes:

1. Delays based on 10 pF loading and 25 Ω resistance.

2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate $[V/ns] = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S	beed ¹	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²			- 		-		- 		-		<u> </u>
t _{PD}	Internal Array Module		0.8		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	Ig											<u>.</u>
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{sud}	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays											-
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-35 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S	beed ¹	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											4
t _{PD}	Internal Array Module		1.0		1.1		1.3		1.5		2.0	ns
Predicted R	outing Delays ³											-
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns
R-Cell Timir	ng											4
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.1		1.5	ns
t _{CLR}	Asynchronous Clear-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.8		1.0		1.4	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
Input Modu	le Propagation Delays											-
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.3	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		0.8		1.0		1.1		1.3		1.7	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.8		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.2		1.3		1.5		2.1	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-41 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _{CCI} = 4.75 V, T _J = 70)°C)
----------------------------------	---	------

		-3 Speed ¹ -2 Speed -1 Speed Std. Spe		Speed	–F S	peed						
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	V PCI Output Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.7		3.1		3.5		4.1		5.7	ns
t _{DHL}	Data-to-Pad High to Low		3.4		3.9		4.4		5.1		7.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.7		3.1		3.5		4.1		5.7	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.4		3.9		4.4		5.1		7.2	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴									•		
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.1		3.7		5.1	ns
t _{DHL}	Data-to-Pad High to Low		3.1		3.5		4.0		4.7		6.6	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		7.4		8.5		9.7		11.4		15.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.1		3.7		5.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.1		3.5		4.0		4.7		6.6	ns
d _{TLH} ³	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

176-Pin TQFP		176-Pin TQFP		176-Р	in TQFP	176-Pin TQFP		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
1	GND	37	I/O	73	I/O	109	V _{CCA}	
2	TDI, I/O	38	I/O	74	I/O	110	GND	
3	I/O	39	I/O	75	I/O	111	I/O	
4	I/O	40	I/O	76	I/O	112	I/O	
5	I/O	41	I/O	77	I/O	113	I/O	
6	I/O	42	I/O	78	I/O	114	I/O	
7	I/O	43	I/O	79	I/O	115	I/O	
8	I/O	44	GND	80	I/O	116	I/O	
9	I/O	45	I/O	81	I/O	117	I/O	
10	TMS	46	I/O	82	V _{CCI}	118	I/O	
11	V _{CCI}	47	I/O	83	I/O	119	I/O	
12	I/O	48	I/O	84	I/O	120	I/O	
13	I/O	49	I/O	85	I/O	121	I/O	
14	I/O	50	I/O	86	I/O	122	V _{CCA}	
15	I/O	51	I/O	87	TDO, I/O	123	GND	
16	I/O	52	V _{CCI}	88	I/O	124	V _{CCI}	
17	I/O	53	I/O	89	GND	125	I/O	
18	I/O	54	I/O	90	I/O	126	I/O	
19	I/O	55	I/O	91	I/O	127	I/O	
20	I/O	56	I/O	92	I/O	128	I/O	
21	GND	57	I/O	93	I/O	129	I/O	
22	V _{CCA}	58	I/O	94	I/O	130	I/O	
23	GND	59	I/O	95	I/O	131	I/O	
24	I/O	60	I/O	96	I/O	132	I/O	
25	TRST, I/O	61	I/O	97	I/O	133	GND	
26	I/O	62	I/O	98	V _{CCA}	134	I/O	
27	I/O	63	I/O	99	V _{CCI}	135	I/O	
28	I/O	64	PRB, I/O	100	I/O	136	I/O	
29	I/O	65	GND	101	I/O	137	I/O	
30	I/O	66	V _{CCA}	102	I/O	138	I/O	
31	I/O	67	NC	103	I/O	139	I/O	
32	V _{CCI}	68	I/O	104	I/O	140	V _{CCI}	
33	V _{CCA}	69	HCLK	105	I/O	141	I/O	
34	I/O	70	I/O	106	I/O	142	I/O	
35	I/O	71	I/O	107	I/O	143	I/O	
36	I/O	72	I/O	108	GND	144	I/O	

329-Pi	n PBGA	329-Pi	n PBGA	329-Pi	in PBGA	329-Pin PBGA		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
D11	V _{CCA}	H1	I/O	L14	GND	P12	GND	
D12	NC	H2	I/O	L20	NC	P13	GND	
D13	I/O	H3	I/O	L21	I/O	P14	GND	
D14	I/O	H4	I/O	L22	I/O	P20	I/O	
D15	I/O	H20	V _{CCA}	L23	NC	P21	I/O	
D16	I/O	H21	I/O	M1	I/O	P22	I/O	
D17	I/O	H22	I/O	M2	I/O	P23	I/O	
D18	I/O	H23	I/O	M3	I/O	R1	I/O	
D19	I/O	J1	NC	M4	V _{CCA}	R2	I/O	
D20	I/O	J2	I/O	M10	GND	R3	I/O	
D21	I/O	J3	I/O	M11	GND	R4	I/O	
D22	I/O	J4	I/O	M12	GND	R20	I/O	
D23	I/O	J20	I/O	M13	GND	R21	I/O	
E1	V _{CCI}	J21	I/O	M14	GND	R22	I/O	
E2	I/O	J22	I/O	M20	V _{CCA}	R23	I/O	
E3	I/O	J23	I/O	M21	I/O	T1	I/O	
E4	I/O	K1	I/O	M22	I/O	T2	I/O	
E20	I/O	К2	I/O	M23	V _{CCI}	Т3	I/O	
E21	I/O	К3	I/O	N1	I/O	T4	I/O	
E22	I/O	К4	I/O	N2	TRST, I/O	T20	I/O	
E23	I/O	K10	GND	N3	I/O	T21	I/O	
F1	I/O	K11	GND	N4	I/O	T22	I/O	
F2	TMS	K12	GND	N10	GND	T23	I/O	
F3	I/O	K13	GND	N11	GND	U1	I/O	
F4	I/O	K14	GND	N12	GND	U2	I/O	
F20	I/O	K20	I/O	N13	GND	U3	V _{CCA}	
F21	I/O	K21	I/O	N14	GND	U4	I/O	
F22	I/O	K22	I/O	N20	NC	U20	I/O	
F23	I/O	K23	I/O	N21	I/O	U21	V _{CCA}	
G1	I/O	L1	I/O	N22	I/O	U22	I/O	
G2	I/O	L2	I/O	N23	I/O	U23	I/O	
G3	I/O	L3	I/O	P1	I/O	V1	V _{CCI}	
G4	I/O	L4	NC	P2	I/O	V2	I/O	
G20	I/O	L10	GND	РЗ	I/O	V3	I/O	
G21	I/O	L11	GND	P4	I/O	V4	I/O	
G22	I/O	L12	GND	P10	GND	V20	I/O	
G23	GND	L13	GND	P11	GND	V21	I/O	



	144-Pi	n FBGA		144-Pin FBGA						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function			
A1	I/O	I/O	I/O	D1	I/O	I/O	I/O			
A2	I/O	I/O	I/O	D2	V _{CCI}	V _{CCI}	V _{CCI}			
A3	I/O	I/O	I/O	D3	TDI, I/O	TDI, I/O	TDI, I/O			
A4	I/O	I/O	I/O	D4	I/O	I/O	I/O			
A5	V _{CCA}	V _{CCA}	V _{CCA}	D5	I/O	I/O	I/O			
A6	GND	GND	GND	D6	I/O	I/O	I/O			
A7	CLKA	CLKA	CLKA	D7	I/O	I/O	I/O			
A8	I/O	I/O	I/O	D8	I/O	I/O	I/O			
A9	I/O	I/O	I/O	D9	I/O	I/O	I/O			
A10	I/O	I/O	I/O	D10	I/O	I/O	I/O			
A11	I/O	I/O	I/O	D11	I/O	I/O	I/O			
A12	I/O	I/O	I/O	D12	I/O	I/O	I/O			
B1	I/O	I/O	I/O	E1	I/O	I/O	I/O			
B2	GND	GND	GND	E2	I/O	I/O	I/O			
B3	I/O	I/O	I/O	E3	I/O	I/O	I/O			
B4	I/O	I/O	I/O	E4	I/O	I/O	I/O			
B5	I/O	I/O	I/O	E5	TMS	TMS	TMS			
B6	I/O	I/O	I/O	E6	V _{CCI}	V _{CCI}	V _{CCI}			
B7	CLKB	CLKB	CLKB	E7	V _{CCI}	V _{CCI}	V _{CCI}			
B8	I/O	I/O	I/O	E8	V _{CCI}	V _{CCI}	V _{CCI}			
B9	I/O	I/O	I/O	E9	V _{CCA}	V _{CCA}	V _{CCA}			
B10	I/O	I/O	I/O	E10	I/O	I/O	I/O			
B11	GND	GND	GND	E11	GND	GND	GND			
B12	I/O	I/O	I/O	E12	I/O	I/O	I/O			
C1	I/O	I/O	I/O	F1	I/O	I/O	I/O			
C2	I/O	I/O	I/O	F2	I/O	I/O	I/O			
С3	TCK, I/O	TCK, I/O	TCK, I/O	F3	NC	NC	NC			
C4	I/O	I/O	I/O	F4	I/O	I/O	I/O			
C5	I/O	I/O	I/O	F5	GND	GND	GND			
C6	pra, I/o	pra, I/o	PRA, I/O	F6	GND	GND	GND			
C7	I/O	I/O	I/O	F7	GND	GND	GND			
C8	I/O	I/O	I/O	F8	V _{CCI}	V _{CCI}	V _{CCI}			
С9	I/O	I/O	I/O	F9	I/O	I/O	I/O			
C10	I/O	I/O	I/O	F10	GND	GND	GND			
C11	I/O	I/O	I/O	F11	I/O	I/O	I/O			
C12	I/O	I/O	I/O	F12	I/O	I/O	I/O			

	144-Pi	n FBGA		144-Pin FBGA						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function			
G1	I/O	I/O	I/O	K1	I/O	I/O	I/O			
G2	GND	GND	GND	K2	I/O	I/O	I/O			
G3	I/O	I/O	I/O	К3	I/O	I/O	I/O			
G4	I/O	I/O	I/O	К4	I/O	I/O	I/O			
G5	GND	GND	GND	K5	I/O	I/O	I/O			
G6	GND	GND	GND	K6	I/O	I/O	I/O			
G7	GND	GND	GND	K7	GND	GND	GND			
G8	V _{CCI}	V _{CCI}	V _{CCI}	K8	I/O	I/O	I/O			
G9	I/O	I/O	I/O	К9	I/O	I/O	I/O			
G10	I/O	I/O	I/O	K10	GND	GND	GND			
G11	I/O	I/O	I/O	K11	I/O	I/O	I/O			
G12	I/O	I/O	I/O	K12	I/O	I/O	I/O			
H1	TRST, I/O	TRST, I/O	TRST, I/O	L1	GND	GND	GND			
H2	I/O	I/O	I/O	L2	I/O	I/O	I/O			
H3	I/O	I/O	I/O	L3	I/O	I/O	I/O			
H4	I/O	I/O	I/O	L4	I/O	I/O	I/O			
H5	V _{CCA}	V _{CCA}	V _{CCA}	L5	I/O	I/O	I/O			
H6	V _{CCA}	V _{CCA}	V _{CCA}	L6	I/O	I/O	I/O			
H7	V _{CCI}	V _{CCI}	V _{CCI}	L7	HCLK	HCLK	HCLK			
H8	V _{CCI}	V _{CCI}	V _{CCI}	L8	I/O	I/O	I/O			
H9	V _{CCA}	V _{CCA}	V _{CCA}	L9	I/O	I/O	I/O			
H10	I/O	I/O	I/O	L10	I/O	I/O	I/O			
H11	I/O	I/O	I/O	L11	I/O	I/O	I/O			
H12	NC	NC	NC	L12	I/O	I/O	I/O			
J1	I/O	I/O	I/O	M1	I/O	I/O	I/O			
J2	I/O	I/O	I/O	M2	I/O	I/O	I/O			
J3	I/O	I/O	I/O	M3	I/O	I/O	I/O			
J4	I/O	I/O	I/O	M4	I/O	I/O	I/O			
J5	I/O	I/O	I/O	M5	I/O	I/O	I/O			
J6	PRB, I/O	PRB, I/O	PRB, I/O	M6	I/O	I/O	I/O			
J7	I/O	I/O	I/O	M7	V _{CCA}	V _{CCA}	V _{CCA}			
J8	I/O	I/O	I/O	M8	I/O	I/O	I/O			
J9	I/O	I/O	I/O	M9	I/O	I/O	I/O			
J10	I/O	I/O	I/O	M10	I/O	I/O	I/O			
J11	I/O	I/O	I/O	M11	TDO, I/O	TDO, I/O	TDO, I/O			
J12	V _{CCA}	V _{CCA}	V _{CCA}	M12	I/O	I/O	I/O			

	256-Pi	n FBGA		256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
A1	GND	GND	GND	C6	I/O	I/O	I/O			
A2	TCK, I/O	TCK, I/O	TCK, I/O	C7	I/O	I/O	I/O			
A3	I/O	I/O	I/O	C8	I/O	I/O	I/O			
A4	I/O	I/O	I/O	С9	CLKA	CLKA	CLKA			
A5	I/O	I/O	I/O	C10	I/O	I/O	I/O			
A6	I/O	I/O	I/O	C11	I/O	I/O	I/O			
A7	I/O	I/O	I/O	C12	I/O	I/O	I/O			
A8	I/O	I/O	I/O	C13	I/O	I/O	I/O			
A9	CLKB	CLKB	CLKB	C14	I/O	I/O	I/O			
A10	I/O	I/O	I/O	C15	I/O	I/O	I/O			
A11	I/O	I/O	I/O	C16	I/O	I/O	I/O			
A12	NC	I/O	I/O	D1	I/O	I/O	I/O			
A13	I/O	I/O	I/O	D2	I/O	I/O	I/O			
A14	I/O	I/O	I/O	D3	I/O	I/O	I/O			
A15	GND	GND	GND	D4	I/O	I/O	I/O			
A16	GND	GND	GND	D5	I/O	I/O	I/O			
B1	I/O	I/O	I/O	D6	I/O	I/O	I/O			
B2	GND	GND	GND	D7	I/O	I/O	I/O			
B3	I/O	I/O	I/O	D8	PRA, I/O	PRA, I/O	PRA, I/O			
B4	I/O	I/O	I/O	D9	I/O	I/O	QCLKD			
B5	I/O	I/O	I/O	D10	I/O	I/O	I/O			
B6	NC	I/O	I/O	D11	NC	I/O	I/O			
B7	I/O	I/O	I/O	D12	I/O	I/O	I/O			
B8	V _{CCA}	V _{CCA}	V _{CCA}	D13	I/O	I/O	I/O			
B9	I/O	I/O	I/O	D14	I/O	I/O	I/O			
B10	I/O	I/O	I/O	D15	I/O	I/O	I/O			
B11	NC	I/O	I/O	D16	I/O	I/O	I/O			
B12	I/O	I/O	I/O	E1	I/O	I/O	I/O			
B13	I/O	I/O	I/O	E2	I/O	I/O	I/O			
B14	I/O	I/O	I/O	E3	I/O	I/O	I/O			
B15	GND	GND	GND	E4	I/O	I/O	I/O			
B16	I/O	I/O	I/O	E5	I/O	I/O	I/O			
C1	I/O	I/O	I/O	E6	I/O	I/O	I/O			
C2	TDI, I/O	TDI, I/O	TDI, I/O	E7	I/O	I/O	QCLKC			
C3	GND	GND	GND	E8	I/O	I/O	I/O			
C4	I/O	I/O	I/O	E9	I/O	I/O	I/O			
C5	NC	I/O	I/O	E10	I/O	I/O	I/O			



	256-Pi	n FBGA		256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
E11	I/O	I/O	I/O	G16	I/O	I/O	I/O			
E12	I/O	I/O	I/O	H1	I/O	I/O	I/O			
E13	NC	I/O	I/O	H2	I/O	I/O	I/O			
E14	I/O	I/O	I/O	H3	V _{CCA}	V _{CCA}	V _{CCA}			
E15	I/O	I/O	I/O	H4	TRST, I/O	TRST, I/O	TRST, I/O			
E16	I/O	I/O	I/O	H5	I/O	I/O	I/O			
F1	I/O	I/O	I/O	H6	V _{CCI}	V _{CCI}	V _{CCI}			
F2	I/O	I/O	I/O	H7	GND	GND	GND			
F3	I/O	I/O	I/O	H8	GND	GND	GND			
F4	TMS	TMS	TMS	H9	GND	GND	GND			
F5	I/O	I/O	I/O	H10	GND	GND	GND			
F6	I/O	I/O	I/O	H11	V _{CCI}	V _{CCI}	V _{CCI}			
F7	V _{CCI}	V _{CCI}	V _{CCI}	H12	I/O	I/O	I/O			
F8	V _{CCI}	V _{CCI}	V _{CCI}	H13	I/O	I/O	I/O			
F9	V _{CCI}	V _{CCI}	V _{CCI}	H14	I/O	I/O	I/O			
F10	V _{CCI}	V _{CCI}	V _{CCI}	H15	I/O	I/O	I/O			
F11	I/O	I/O	I/O	H16	NC	I/O	I/O			
F12	VCCA	VCCA	VCCA	J1	NC	I/O	I/O			
F13	I/O	I/O	I/O	J2	NC	I/O	I/O			
F14	I/O	I/O	I/O	J3	NC	I/O	I/O			
F15	I/O	I/O	I/O	J4	I/O	I/O	I/O			
F16	I/O	I/O	I/O	J5	I/O	I/O	I/O			
G1	NC	I/O	I/O	J6	V _{CCI}	V _{CCI}	V _{CCI}			
G2	I/O	I/O	I/O	J7	GND	GND	GND			
G3	NC	I/O	I/O	J8	GND	GND	GND			
G4	I/O	I/O	I/O	J9	GND	GND	GND			
G5	I/O	I/O	I/O	J10	GND	GND	GND			
G6	V _{CCI}	V _{CCI}	V _{CCI}	J11	V _{CCI}	V _{CCI}	V _{CCI}			
G7	GND	GND	GND	J12	I/O	I/O	I/O			
G8	GND	GND	GND	J13	I/O	I/O	I/O			
G9	GND	GND	GND	J14	I/O	I/O	I/O			
G10	GND	GND	GND	J15	I/O	I/O	I/O			
G11	V _{CCI}	V _{CCI}	V _{CCI}	J16	I/O	I/O	I/O			
G12	I/O	I/O	I/O	K1	I/O	I/O	I/O			
G13	GND	GND	GND	К2	I/O	I/O	I/O			
G14	NC	I/O	I/O	К3	NC	I/O	I/O			
G15	V _{CCA}	V _{CCA}	V _{CCA}	К4	V _{CCA}	V _{CCA}	V _{CCA}			

	484-Pin FBG	Α	
Pin Number	A54SX32A Function	A54SX72A Function	Nu
K10	GND	GND	
K11	GND	GND	Ν
K12	GND	GND	Ν
K13	GND	GND	Ν
K14	GND	GND	Ν
K15	GND	GND	Ν
K16	GND	GND	Ν
K17	GND	GND	Ν
K22	I/O	I/O	Ν
K23	I/O	I/O	Ν
K24	NC*	NC	Ν
K25	NC*	I/O	Ν
K26	NC*	I/O	Ν
L1	NC*	I/O	Ν
L2	NC*	ΙΟ	
L3	I/O	I/O	
L4	I/O	I/O	
L5	I/O	I/O	
L10	GND	GND	
L11	GND	GND	1
L12	GND	GND	1
L13	GND	GND	1
L14	GND	GND	1
L15	GND	GND	1
L16	GND	GND	1
L17	GND	GND	1
L22	I/O	I/O	1
L23	I/O	I/O	1
L24	I/O	I/O	1
L25	I/O	I/O	1
L26	I/O	I/O	1
M1	NC*	NC	1
M2	I/O	I/O	
M3	I/O	I/O	
M4	I/O	I/O	

	484-Pin FBGA							
Pin Number	A54SX32A Function	A54SX72A Function						
M5	I/O	I/O						
M10	GND	GND						
M11	GND	GND						
M12	GND	GND						
M13	GND	GND						
M14	GND	GND						
M15	GND	GND						
M16	GND	GND						
M17	GND	GND						
M22	I/O	I/O						
M23	I/O	I/O						
M24	I/O	I/O						
M25	NC*	I/O						
M26	NC*	I/O						
N1	I/O	I/O						
N2	V _{CCI}	V _{CCI}						
N3	I/O	I/O						
N4	I/O	I/O						
N5	I/O	I/O						
N10	GND	GND						
N11	GND	GND						
N12	GND	GND						
N13	GND	GND						
N14	GND	GND						
N15	GND	GND						
N16	GND	GND						
N17	GND	GND						
N22	V _{CCA}	V _{CCA}						
N23	I/O	I/O						
N24	I/O	I/O						
N25	I/O	I/O						
N26	NC*	NC						
P1	NC*	I/O						
P2	NC*	I/O						
P3	I/O	I/O						

	484-Pin FBGA							
Pin Number	A54SX32A Function	A54SX72A Function						
P4	I/O	I/O						
P5	V _{CCA}	V _{CCA}						
P10	GND	GND						
P11	GND	GND						
P12	GND	GND						
P13	GND	GND						
P14	GND	GND						
P15	GND	GND						
P16	GND	GND						
P17	GND	GND						
P22	I/O	ΙΟ						
P23	I/O	ΙΟ						
P24	V _{CCI}	V _{CCI}						
P25	I/O	I/O						
P26	I/O	I/O						
R1	NC*	I/O						
R2	NC*	I/O						
R3	I/O	I/O						
R4	I/O	I/O						
R5	TRST, I/O	TRST, I/O						
R10	GND	GND						
R11	GND	GND						
R12	GND	GND						
R13	GND	GND						
R14	GND	GND						
R15	GND	GND						
R16	GND	GND						
R17	GND	GND						
R22	I/O	I/O						
R23	I/O	I/O						
R24	I/O	I/O						
R25	NC*	I/O						
R26	NC*	I/O						
T1	NC*	I/O						
T2	NC*	I/O						

Note: *These pins must be left floating on the A54SX32A device.



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	-3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the -3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.