



Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	12000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx08a-2tq100">https://www.e-xfl.com/product-detail/microchip-technology/a54sx08a-2tq100</a>

# Table of Contents

<b>General Description</b>	
Introduction .....	1-1
SX-A Family Architecture .....	1-1
Other Architectural Features .....	1-7
Programming .....	1-13
Related Documents .....	1-14
Pin Description .....	1-15
<b>Detailed Specifications</b>	
Operating Conditions .....	2-1
Typical SX-A Standby Current .....	2-1
Electrical Specifications .....	2-2
PCI Compliance for the SX-A Family .....	2-3
Thermal Characteristics .....	2-11
SX-A Timing Model .....	2-14
Sample Path Calculations .....	2-14
Output Buffer Delays .....	2-15
AC Test Loads .....	2-15
Input Buffer Delays .....	2-16
C-Cell Delays .....	2-16
Cell Timing Characteristics .....	2-16
Timing Characteristics .....	2-17
Temperature and Voltage Derating Factors .....	2-17
Timing Characteristics .....	2-18
<b>Package Pin Assignments</b>	
208-Pin PQFP .....	3-1
100-Pin TQFP .....	3-5
144-Pin TQFP .....	3-8
176-Pin TQFP .....	3-11
329-Pin PBGA .....	3-14
144-Pin FBGA .....	3-18
256-Pin FBGA .....	3-21
484-Pin FBGA .....	3-26
<b>Datasheet Information</b>	
List of Changes .....	4-1
Datasheet Categories .....	4-3
International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) .....	4-3

# General Description


## Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on  $0.22\text{ }\mu\text{m} / 0.25\text{ }\mu\text{m}$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

## SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuses interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

## SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a  $70\ \Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\ \Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

## Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

### Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

*EQ 2-5*

### DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{\text{DC}} = I_{\text{Standby}} * V_{\text{CCA}}$$

*EQ 2-6*

Note: For other combinations of temperature and voltage settings, refer to the [eX, SX-A and RT54SX-S Power Calculator](#).

### AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{\text{AC}} = P_{\text{C-cells}} + P_{\text{R-cells}} + P_{\text{CLKA}} + P_{\text{CLKB}} + P_{\text{HCLK}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

*EQ 2-7*

or:

$$\begin{aligned} P_{\text{AC}} = & V_{\text{CCA}}^2 * [(m * C_{\text{EQCM}} * f_m)_{\text{C-cells}} + (m * C_{\text{EQSM}} * f_m)_{\text{R-cells}} + (n * C_{\text{EQI}} * f_n)_{\text{Input Buffer}} + (p * (C_{\text{EQO}} + C_L) * f_p)_{\text{Output Buffer}} \\ & + (0.5 * (q_1 * C_{\text{EQCR}} * f_{q1}) + (r_1 * f_{q1}))_{\text{CLKA}} + (0.5 * (q_2 * C_{\text{EQCR}} * f_{q2}) + (r_2 * f_{q2}))_{\text{CLKB}} + (0.5 * (s_1 * C_{\text{EQHV}} * f_{s1}) + \\ & (C_{\text{EQHF}} * f_{s1}))_{\text{HCLK}}] \end{aligned}$$

*EQ 2-8*

Where:

$C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF

$C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF

$C_{EQI}$  = Equivalent capacitance of input buffers in pF

$C_{EQO}$  = Equivalent capacitance of output buffers in pF

$C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF

$C_{EQHV}$  = Variable capacitance of HCLK in pF

$C_{EQHF}$  = Fixed capacitance of HCLK in pF

$C_L$  = Output lead capacitance in pF

$f_m$  = Average logic module switching rate in MHz

$f_n$  = Average input buffer switching rate in MHz

$f_p$  = Average output buffer switching rate in MHz

$f_{q1}$  = Average CLKA rate in MHz

$f_{q2}$  = Average CLKB rate in MHz

$f_{s1}$  = Average HCLK rate in MHz

$m$  = Number of logic modules switching at  $f_m$

$n$  = Number of input buffers switching at  $f_n$

$p$  = Number of output buffers switching at  $f_p$

$q_1$  = Number of clock loads on CLKA

$q_2$  = Number of clock loads on CLKB

$r_1$  = Fixed capacitance due to CLKA

$r_2$  = Fixed capacitance due to CLKB

$s_1$  = Number of clock loads on HCLK


$x$  = Number of I/Os at logic low

$y$  = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Combinatorial modules ( $C_{EQCM}$ )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules ( $C_{EQCM}$ )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers ( $C_{EQI}$ )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers ( $C_{EQO}$ )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks ( $C_{EQCR}$ )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable ( $C_{EQHV}$ )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A ( $r_1$ )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

## SX-A Timing Model



**Note:** \*Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

## Sample Path Calculations

### Hardwired Clock

$$\begin{aligned}\text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\ &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns}\end{aligned}$$

### Routed Clock

$$\begin{aligned}\text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\ &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns}\end{aligned}$$

Table 2-20 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>1</sup></b>									
$t_{DLH}$	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.6	5.9	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.5	1.7	2.0	2.2	2.8	3.0	3.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.5	3.9	4.6	5.0	6.4	6.8	7.5	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.9	6.4	7.0	ns
$d_{TLH}^2$	Delta Low to High	0.016	0.02	0.022	0.025	0.032	0.035	0.042	ns/pF
$d_{THL}^2$	Delta High to Low	0.03	0.032	0.04	0.045	0.052	0.055	0.062	ns/pF
<b>5 V TTL Output Module Timing<sup>3</sup></b>									
$t_{DLH}$	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	7.6	8.6	10.1	11.0	14.2	15.0	16.0	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.7	3.2	3.5	4.5	4.8	5.2	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	8.4	9.5	11.0	12.0	15.4	16.5	17.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.5	4.8	5.2	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	4.2	4.7	5.6	6.0	7.8	8.2	8.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.9	6.2	6.8	ns
$d_{TLH}$	Delta Low to High	0.017	0.017	0.023	0.023	0.031	0.031	0.035	ns/pF
$d_{THL}$	Delta High to Low	0.029	0.031	0.037	0.037	0.051	0.051	0.055	ns/pF
$d_{THLS}$	Delta High to Low—low slew	0.046	0.057	0.066	0.070	0.089	0.092	0.100	ns/pF

**Notes:**

1. Delays based on 50 pF loading.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-21 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>C-Cell Propagation Delays<sup>2</sup></b>										
$t_{PD}$	Internal Array Module	0.9	1.0	1.2	1.4	1.6	1.8	1.9	ns	
<b>Predicted Routing Delays<sup>3</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns	
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.4	0.6	ns	
$t_{RD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.5	0.6	ns	
$t_{RD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.6	0.8	ns	
$t_{RD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	0.8	1.1	ns	
$t_{RD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.0	1.4	ns	
$t_{RD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	1.8	2.5	ns	
$t_{RD12}$	FO = 12 Routing Delay	1.7	2	2.2	2.6	2.6	2.6	3.6	ns	
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	0.9	1.0	1.3	ns	
$t_{CLR}$	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	0.8	1.0	1.0	ns	
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7	0.8	0.8	1.0	1.0	1.4	1.4	ns	
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	1.0	1.0	1.4	1.4	ns	
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
$t_{WASYN}$	Asynchronous Pulse Width	1.3	1.5	1.6	1.9	1.9	2.7	2.7	ns	
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.5	0.7	0.7	ns	
$t_{HASYN}$	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.4	0.6	0.6	ns	
$t_{MPW}$	Clock Minimum Pulse Width	1.4	1.7	1.9	2.2	2.2	3.0	3.0	ns	
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.5	0.6	0.7	0.8	0.8	1.1	1.1	ns	
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	0.8	0.9	1.0	1.1	1.1	1.6	1.6	ns	
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	0.7	1.0	1.0	ns	
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	1.0	1.0	1.4	1.4	ns	
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.7	0.7	0.8	1.0	1.0	1.4	1.4	ns	
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	0.9	1.1	1.2	1.4	1.4	2.0	2.0	ns	

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-25 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min. Max.</b>	<b>Min. Max.</b>	<b>Min. Max.</b>	<b>Min. Max.</b>	<b>Min. Max.</b>	
<b>2.5 V LVC MOS Output Module Timing<sup>2, 3</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	3.4	3.9	4.5	5.2	7.3	ns
$t_{DHL}$	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	11.6	13.4	15.2	17.9	25.0	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.8	3.2	3.7	5.2	ns
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	11.8	13.7	15.5	18.2	25.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.4	3.9	4.5	5.2	7.3	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.1	2.5	2.8	3.3	4.7	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
$d_{TLH}^4$	Delta Low to High	0.031	0.037	0.043	0.051	0.071	ns/pF
$d_{THL}^4$	Delta High to Low	0.017	0.017	0.023	0.023	0.037	ns/pF
$d_{THLS}^4$	Delta High to Low—low slew	0.057	0.06	0.071	0.086	0.117	ns/pF

**Note:**

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-28 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>C-Cell Propagation Delays<sup>2</sup></b>										
$t_{PD}$	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns			
<b>Predicted Routing Delays<sup>3</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	ns		
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.6	ns		
$t_{RD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.6	ns		
$t_{RD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.8	ns		
$t_{RD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	1.1	ns		
$t_{RD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.4	ns		
$t_{RD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	2.5	ns		
$t_{RD12}$	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	2.6	3.6	ns		
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns			
$t_{CLR}$	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns			
$t_{PRESET}$	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns			
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns			
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns			
$t_{WASYN}$	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns			
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns			
$t_{HASYN}$	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns			
$t_{MPW}$	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns			
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns			
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns			
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns			
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns			
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns			
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns			

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-29 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.0	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-35 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.8	1.1	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.0	1.2	1.6	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL	0.7	0.8	0.9	1.0	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL	0.9	1.1	1.2	1.4	1.9	ns
<b>Input Module Predicted Routing Delays<sup>3</sup></b>							
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.7	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.4	0.5	0.6	0.7	1	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.5	0.7	0.8	0.9	1.3	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.7	0.9	1	1.1	1.5	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.2	1.5	1.7	2.1	2.9	ns
$t_{IRD12}$	FO = 12 Routing Delay	1.7	2.2	2.5	3	4.2	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-37 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{QCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.7	1.9	2.2	2.5	3.5	ns
$t_{QCHKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.7	2	2.2	2.6	3.6	ns
$t_{QPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{QPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{QCKSW}$	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
$t_{QCKSW}$	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
$t_{QCKSW}$	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-38 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.8	ns
$t_{HPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{HCKSW}$	Maximum Skew	1.4	1.6	1.8	2.1	3.3	ns
$t_{HP}$	Minimum Period	3.0	3.4	4.0	4.6	6.4	ns
$f_{HMAX}$	Maximum Frequency	333	294	250	217	156	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.3	2.6	3.0	3.5	4.9	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.8	3.2	3.6	4.3	6.0	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	3.0	3.4	3.9	4.6	6.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.6	3.0	3.4	3.9	5.5	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	3.2	3.6	4.1	4.8	6.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.9	2.2	2.5	3.0	4.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	1.9	2.2	2.5	3.0	4.1	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.9	2.2	2.5	3.0	4.1	ns
<b>Quadrant Array Clock Networks</b>							
$t_{QCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.6	ns
$t_{QCHKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.3	1.4	1.6	1.9	2.7	ns
$t_{QCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.4	1.6	1.8	2.1	3.0	ns
$t_{QCHKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.4	1.7	1.9	2.2	3.1	ns

**Note:** \*All -3 speed grades have been discontinued.

## 176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

## 329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

329-Pin PBGA	
Pin Number	A54SX32A Function
D11	V <sub>CCA</sub>
D12	NC
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V <sub>CCI</sub>
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V <sub>CCA</sub>
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	NC
L10	GND
L11	GND
L12	GND
L13	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
L14	GND
L20	NC
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V <sub>CCA</sub>
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V <sub>CCA</sub>
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	TRST, I/O
N3	I/O
N4	I/O
N10	GND
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V <sub>CCA</sub>
U4	I/O
U20	I/O
U21	V <sub>CCA</sub>
U22	I/O
U23	I/O
V1	V <sub>CCI</sub>
V2	I/O
V3	I/O
V4	I/O
V20	I/O
V21	I/O

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
A1	GND	GND	GND
A2	TCK, I/O	TCK, I/O	TCK, I/O
A3	I/O	I/O	I/O
A4	I/O	I/O	I/O
A5	I/O	I/O	I/O
A6	I/O	I/O	I/O
A7	I/O	I/O	I/O
A8	I/O	I/O	I/O
A9	CLKB	CLKB	CLKB
A10	I/O	I/O	I/O
A11	I/O	I/O	I/O
A12	NC	I/O	I/O
A13	I/O	I/O	I/O
A14	I/O	I/O	I/O
A15	GND	GND	GND
A16	GND	GND	GND
B1	I/O	I/O	I/O
B2	GND	GND	GND
B3	I/O	I/O	I/O
B4	I/O	I/O	I/O
B5	I/O	I/O	I/O
B6	NC	I/O	I/O
B7	I/O	I/O	I/O
B8	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
B9	I/O	I/O	I/O
B10	I/O	I/O	I/O
B11	NC	I/O	I/O
B12	I/O	I/O	I/O
B13	I/O	I/O	I/O
B14	I/O	I/O	I/O
B15	GND	GND	GND
B16	I/O	I/O	I/O
C1	I/O	I/O	I/O
C2	TDI, I/O	TDI, I/O	TDI, I/O
C3	GND	GND	GND
C4	I/O	I/O	I/O
C5	NC	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
C6	I/O	I/O	I/O
C7	I/O	I/O	I/O
C8	I/O	I/O	I/O
C9	CLKA	CLKA	CLKA
C10	I/O	I/O	I/O
C11	I/O	I/O	I/O
C12	I/O	I/O	I/O
C13	I/O	I/O	I/O
C14	I/O	I/O	I/O
C15	I/O	I/O	I/O
C16	I/O	I/O	I/O
D1	I/O	I/O	I/O
D2	I/O	I/O	I/O
D3	I/O	I/O	I/O
D4	I/O	I/O	I/O
D5	I/O	I/O	I/O
D6	I/O	I/O	I/O
D7	I/O	I/O	I/O
D8	PRA, I/O	PRA, I/O	PRA, I/O
D9	I/O	I/O	QCLKD
D10	I/O	I/O	I/O
D11	NC	I/O	I/O
D12	I/O	I/O	I/O
D13	I/O	I/O	I/O
D14	I/O	I/O	I/O
D15	I/O	I/O	I/O
D16	I/O	I/O	I/O
E1	I/O	I/O	I/O
E2	I/O	I/O	I/O
E3	I/O	I/O	I/O
E4	I/O	I/O	I/O
E5	I/O	I/O	I/O
E6	I/O	I/O	I/O
E7	I/O	I/O	QCLKC
E8	I/O	I/O	I/O
E9	I/O	I/O	I/O
E10	I/O	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AD18	I/O	I/O
AD19	I/O	I/O
AD20	I/O	I/O
AD21	I/O	I/O
AD22	I/O	I/O
AD23	V <sub>CCI</sub>	V <sub>CCI</sub>
AD24	NC*	I/O
AD25	NC*	I/O
AD26	NC*	I/O
AE1	NC*	NC
AE2	I/O	I/O
AE3	NC*	I/O
AE4	NC*	I/O
AE5	NC*	I/O
AE6	NC*	I/O
AE7	I/O	I/O
AE8	I/O	I/O
AE9	I/O	I/O
AE10	I/O	I/O
AE11	NC*	I/O
AE12	I/O	I/O
AE13	I/O	I/O
AE14	I/O	I/O
AE15	NC*	I/O
AE16	NC*	I/O
AE17	I/O	I/O
AE18	I/O	I/O
AE19	I/O	I/O
AE20	I/O	I/O
AE21	NC*	I/O
AE22	NC*	I/O
AE23	NC*	I/O
AE24	NC*	I/O
AE25	NC*	NC
AE26	NC*	NC

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AF1	NC*	NC
AF2	NC*	NC
AF3	NC	I/O
AF4	NC*	I/O
AF5	NC*	I/O
AF6	NC*	I/O
AF7	I/O	I/O
AF8	I/O	I/O
AF9	I/O	I/O
AF10	I/O	I/O
AF11	NC*	I/O
AF12	NC*	NC
AF13	HCLK	HCLK
AF14	I/O	QCLKB
AF15	NC*	I/O
AF16	NC*	I/O
AF17	I/O	I/O
AF18	I/O	I/O
AF19	I/O	I/O
AF20	NC*	I/O
AF21	NC*	I/O
AF22	NC*	I/O
AF23	NC*	I/O
AF24	NC*	I/O
AF25	NC*	NC
AF26	NC*	NC
B1	NC*	NC
B2	NC*	NC
B3	NC*	I/O
B4	NC*	I/O
B5	NC*	I/O
B6	I/O	I/O
B7	I/O	I/O
B8	I/O	I/O
B9	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
B10	I/O	I/O
B11	NC*	I/O
B12	NC*	I/O
B13	V <sub>CCI</sub>	V <sub>CCI</sub>
B14	CLKA	CLKA
B15	NC*	I/O
B16	NC*	I/O
B17	I/O	I/O
B18	V <sub>CCI</sub>	V <sub>CCI</sub>
B19	I/O	I/O
B20	I/O	I/O
B21	NC*	I/O
B22	NC*	I/O
B23	NC*	I/O
B24	NC*	I/O
B25	I/O	I/O
B26	NC*	NC
C1	NC*	I/O
C2	NC*	I/O
C3	NC*	I/O
C4	NC*	I/O
C5	I/O	I/O
C6	V <sub>CCI</sub>	V <sub>CCI</sub>
C7	I/O	I/O
C8	I/O	I/O
C9	V <sub>CCI</sub>	V <sub>CCI</sub>
C10	I/O	I/O
C11	I/O	I/O
C12	I/O	I/O
C13	PRA, I/O	PRA, I/O
C14	I/O	I/O
C15	I/O	QCLKD
C16	I/O	I/O
C17	I/O	I/O
C18	I/O	I/O

**Note:** \*These pins must be left floating on the A54SX32A device.