

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

ĿXF

2000	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	111
Number of Gates	12000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08a-ffgg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

1. C = Commercial

- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B

6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	1	1	1	1	Discontinued
Industrial		1	1	1	Discontinued
Automotive		1			
Military		1	1		
MIL-STD-883B		1	1		

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.



Figure 1-4 • Cluster Organization



Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters



Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V_{CCI} should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6	٠	Boundary-Scan Pin Configurations an	d
		Functions	

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function					
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)					
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up					
Reserve Probe	Keeps pins from being used or regular I/O					

TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.



PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		2.25	2.75	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	5.75	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ¹	V _{IN} = 2.7	-	70	μΑ
IIL	Input Low Leakage Current ¹	V _{IN} = 0.5	-	-70	μΑ
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4	-	V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA	-	0.55	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$

EQ 2-8

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules Inputs Switching (n) = Number inputs/4 Outputs Switching (p) = Number of outputs/4 CLKA Loads (q1) = 20% of R-cells CLKB Loads (q2) = 20% of R-cells Load Capacitance (CL) = 35 pF Average Logic Module Switching Rate (fm) = f/10 Average Input Switching Rate (fn) = f/5 Average Output Switching Rate (fp) = f/10 Average CLKA Rate (fq1) = f/2 Average CLKB Rate (fq2) = f/2 Average HCLK Rate (fs1) = f HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$$T_{J} = 110^{\circ}C$$

 $T_{A} = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$ $\theta_{JC} = 3.2^{\circ}C/W$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15 $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 V$, $V_{CCI} = 3.0 V$, $T_J = 70^{\circ}$ C)

		-2 Spe	ed	-1 S	peed	Std. S	Speed	-F S	peed	
Parameter	Description	Min. N	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modul	e Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • A54SX08A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _C	_{CI} = 2.25 V, T _J = 70°C)
----------------------------------	---	--

		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	lardwired) Array Clock Networks			8				8		
t _{НСКН}	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.4		0.5		0.7	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

Table 2-16 A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CC}	₁ = 3.0 V, T _J = 70°C)
-----------------------------------	--	--

		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	lardwired) Array Clock Networks									
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.3		1.5		1.7		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.5		0.5		0.8	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		1.9	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.2		1.3		1.6		2.2	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.8		0.9		1.1		1.5	ns

Table 2-23 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions V _{CC}	_A = 2.25 V, V _{CCl} = 3.0 V, T _J = 70°C)
---	---

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-32 A54SX32A Timing Characteristics

|--|

		-3 Speed ¹ -2 Speed -1 S		-1 Speed Std. Speed		-F Speed						
Parameter	Description	Min. M	lax.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2,3}											
t _{DLH}	Data-to-Pad Low to High	3	3.3		3.8		4.2		5.0		7.0	ns
t _{DHL}	Data-to-Pad High to Low	2	2.5		2.9		3.2		3.8		5.3	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	1	1.1		12.8		14.5		17.0		23.8	ns
t _{ENZL}	Enable-to-Pad, Z to L	2	2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew	1	1.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H	3	3.3		3.8		4.2		5.0		7.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2	2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2	2.5		2.9		3.2		3.8		5.3	ns
d_{TLH}^{4}	Delta Low to High	0.0	031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low	0.0	017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^4	Delta High to Low—low slew	0.0	057		0.06		0.071		0.086		0.117	ns/pF

Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI})/(C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-35 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Speed ¹ -2 Speed		-1 Speed		Std. Speed		-F Speed				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											
t _{PD}	Internal Array Module		1.0		1.1		1.3		1.5		2.0	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns
R-Cell Timin	ng											
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.1		1.5	ns
t _{CLR}	Asynchronous Clear-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.8		1.0		1.4	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
Input Modu	le Propagation Delays							-				
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.3	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		0.8		1.0		1.1		1.3		1.7	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	lnput Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.8		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.2		1.3		1.5		2.1	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

144-Pin TQFP				144-Pin TQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
75	I/O	I/O	I/O	111	I/O	I/O	I/O				
76	I/O	I/O	I/O	112	I/O	I/O	I/O				
77	I/O	I/O	I/O	113	I/O	I/O	I/O				
78	I/O	I/O	I/O	114	I/O	I/O	I/O				
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}				
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O				
81	GND	GND	GND	117	I/O	I/O	I/O				
82	I/O	I/O	I/O	118	I/O	I/O	I/O				
83	I/O	I/O	I/O	119	I/O	I/O	I/O				
84	I/O	I/O	I/O	120	I/O	I/O	I/O				
85	I/O	I/O	I/O	121	I/O	I/O	I/O				
86	I/O	I/O	I/O	122	I/O	I/O	I/O				
87	I/O	I/O	I/O	123	I/O	I/O	I/O				
88	I/O	I/O	I/O	124	I/O	I/O	I/O				
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA				
90	NC	NC	NC	126	CLKB	CLKB	CLKB				
91	I/O	I/O	I/O	127	NC	NC	NC				
92	I/O	I/O	I/O	128	GND	GND	GND				
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}				
94	I/O	I/O	I/O	130	I/O	I/O	I/O				
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O				
96	I/O	I/O	I/O	132	I/O	I/O	I/O				
97	I/O	I/O	I/O	133	I/O	I/O	I/O				
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O				
99	GND	GND	GND	135	I/O	I/O	I/O				
100	I/O	I/O	I/O	136	I/O	I/O	I/O				
101	GND	GND	GND	137	I/O	I/O	I/O				
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O				
103	I/O	I/O	I/O	139	I/O	I/O	I/O				
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}				
105	I/O	I/O	I/O	141	I/O	I/O	I/O				
106	I/O	I/O	I/O	142	I/O	I/O	I/O				
107	I/O	I/O	I/O	143	I/O	I/O	I/O				
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O				
109	GND	GND	GND								
110	I/O	I/O	I/O								



	144-Pi	n FBGA		144-Pin FBGA						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function			
A1	I/O	I/O	I/O	D1	I/O	I/O	I/O			
A2	I/O	I/O	I/O	D2	V _{CCI}	V _{CCI}	V _{CCI}			
A3	I/O	I/O	I/O	D3	TDI, I/O	TDI, I/O	TDI, I/O			
A4	I/O	I/O	I/O	D4	I/O	I/O	I/O			
A5	V _{CCA}	V _{CCA}	V _{CCA}	D5	I/O	I/O	I/O			
A6	GND	GND	GND	D6	I/O	I/O	I/O			
A7	CLKA	CLKA	CLKA	D7	I/O	I/O	I/O			
A8	I/O	I/O	I/O	D8	I/O	I/O	I/O			
A9	I/O	I/O	I/O	D9	I/O	I/O	I/O			
A10	I/O	I/O	I/O	D10	I/O	I/O	I/O			
A11	I/O	I/O	I/O	D11	I/O	I/O	I/O			
A12	I/O	I/O	I/O	D12	I/O	I/O	I/O			
B1	I/O	I/O	I/O	E1	I/O	I/O	I/O			
B2	GND	GND	GND	E2	I/O	I/O	I/O			
B3	I/O	I/O	I/O	E3	I/O	I/O	I/O			
B4	I/O	I/O	I/O	E4	I/O	I/O	I/O			
B5	I/O	I/O	I/O	E5	TMS	TMS	TMS			
B6	I/O	I/O	I/O	E6	V _{CCI}	V _{CCI}	V _{CCI}			
B7	CLKB	CLKB	CLKB	E7	V _{CCI}	V _{CCI}	V _{CCI}			
B8	I/O	I/O	I/O	E8	V _{CCI}	V _{CCI}	V _{CCI}			
B9	I/O	I/O	I/O	E9	V _{CCA}	V _{CCA}	V _{CCA}			
B10	I/O	I/O	I/O	E10	I/O	I/O	I/O			
B11	GND	GND	GND	E11	GND	GND	GND			
B12	I/O	I/O	I/O	E12	I/O	I/O	I/O			
C1	I/O	I/O	I/O	F1	I/O	I/O	I/O			
C2	I/O	I/O	I/O	F2	I/O	I/O	I/O			
С3	TCK, I/O	TCK, I/O	TCK, I/O	F3	NC	NC	NC			
C4	I/O	I/O	I/O	F4	I/O	I/O	I/O			
C5	I/O	I/O	I/O	F5	GND	GND	GND			
C6	PRA, I/O	PRA, I/O	PRA, I/O	F6	GND	GND	GND			
С7	I/O	I/O	I/O	F7	GND	GND	GND			
C8	I/O	I/O	I/O	F8	V _{CCI}	V _{CCI}	V _{CCI}			
С9	I/O	I/O	I/O	F9	I/O	I/O	I/O			
C10	I/O	I/O	I/O	F10	GND	GND	GND			
C11	I/O	I/O	I/O	F11	I/O	I/O	I/O			
C12	I/O	I/O	I/O	F12	I/O	I/O	I/O			

484-Pin FBGA						
Pin Number	A54SX32A Function	A54SX72A Function	N			
AD18	I/O	I/O				
AD19	I/O	I/O				
AD20	I/O	I/O				
AD21	I/O	I/O				
AD22	I/O	I/O				
AD23	V _{CCI}	V _{CCI}				
AD24	NC*	I/O				
AD25	NC*	I/O				
AD26	NC*	I/O				
AE1	NC*	NC				
AE2	I/O	I/O				
AE3	NC*	I/O				
AE4	NC*	I/O				
AE5	NC*	I/O				
AE6	NC*	I/O				
AE7	I/O	I/O				
AE8	I/O	I/O				
AE9	I/O	I/O				
AE10	I/O	I/O				
AE11	NC*	I/O				
AE12	I/O	I/O				
AE13	I/O	I/O				
AE14	I/O	I/O				
AE15	NC*	I/O				
AE16	NC*	I/O				
AE17	I/O	I/O				
AE18	I/O	I/O				
AE19	I/O	I/O				
AE20	I/O	I/O				
AE21	NC*	I/O				
AE22	NC*	I/O				
AE23	NC*	I/O				
AE24	NC*	I/O				
AE25	NC*	NC				
AE26	NC*	NC				

Pin NumberA54SX32A FunctionA54SX72A FunctionAF1NC*NCAF2NC*NCAF3NCI/OAF4NC*I/OAF4NC*I/OAF5NC*I/OAF6NC*I/OAF7I/OI/OAF8I/OI/OAF9I/OI/OAF10I/OI/OAF11NC*I/OAF12NC*I/OAF13HCLKHCLKAF14I/OQCLKBAF15NC*I/OAF16NC*I/OAF17I/OI/OAF18I/OI/OAF19I/OI/OAF16NC*I/OAF17I/OI/OAF18I/OI/OAF19I/OI/OAF20NC*I/OAF21NC*I/OAF24NC*I/OAF25NC*I/OB1NC*I/OB2NC*I/OB3NC*I/OB4I/OI/OB7I/OI/OB8I/OI/OB9I/OI/O	484-Pin FBGA																																																																																																																		
AF1 NC* NC AF2 NC* NC AF3 NC I/O AF4 NC* I/O AF4 NC* I/O AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF23 NC* I/O AF24 NC* NC B1 NC* NC	Pin Number	A54SX32A Function	A54SX72A Function																																																																																																																
AF2 NC* NC AF3 NC I/O AF4 NC* I/O AF5 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* NC B1 NC*	AF1	NC*	NC																																																																																																																
AF3 NC I/O AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* <td< td=""><td>AF2</td><td>NC*</td><td>NC</td></td<>	AF2	NC*	NC																																																																																																																
AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* NC AF25 NC* NC B1 NC* NC B2 NC* I/O	AF3	NC	I/O																																																																																																																
AF5 NC* VO AF6 NC* VO AF7 VO VO AF8 VO VO AF9 VO VO AF10 VO VO AF10 VO VO AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF14 VO QCLKB AF15 NC* VO AF16 NC* VO AF17 VO VO AF18 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO	AF4	NC*	I/O																																																																																																																
AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/	AF5	NC*	I/O																																																																																																																
AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC I/O B5 I/O I/	AF6	NC*	I/O																																																																																																																
AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O <tr tbr=""> B8 I/O<td>AF7</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O</td><td>AF8</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O</td><td>AF9</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O</td><td>AF10</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O </td><td>AF11</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF12</td><td>NC*</td><td>NC</td></tr> <tr><td>AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF13</td><td>HCLK</td><td>HCLK</td></tr> <tr><td>AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>AF14</td><td>I/O</td><td>QCLKB</td></tr> <tr><td>AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>AF15</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO</td><td>AF16</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF17</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO</td><td>AF18</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O</td><td>AF19</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B6 I/O I/O B7 I/O I/O B8 <tdi o<="" td=""> I/O</tdi></td><td>AF20</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O</td><td>AF21</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF22</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF23</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF24</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF25</td><td>NC*</td><td>NC</td></tr> <tr><td>B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF26</td><td>NC*</td><td>NC</td></tr> <tr><td>B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>B1</td><td>NC*</td><td>NC</td></tr> <tr><td>B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B2</td><td>NC*</td><td>NC</td></tr> <tr><td>B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B3</td><td>NC*</td><td>I/O</td></tr> <tr><td>B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B4</td><td>NC*</td><td>I/O</td></tr> <tr><td>B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B5</td><td>NC*</td><td>I/O</td></tr> <tr><td>B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B6</td><td>I/O</td><td>I/O</td></tr> <tr><td>B8 I/O I/O B9 I/O I/O</td><td>B7</td><td>I/O</td><td>I/O</td></tr> <tr><td>B9 I/O I/O</td><td>B8</td><td>I/O</td><td>I/O</td></tr> <tr><td></td><td>B9</td><td>I/O</td><td>I/O</td></tr>	AF7	I/O	I/O	AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O	AF8	I/O	I/O	AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF9	I/O	I/O	AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF10	I/O	I/O	AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF11	NC*	I/O	AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF12	NC*	NC	AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF13	HCLK	HCLK	AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF14	I/O	QCLKB	AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF15	NC*	I/O	AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF16	NC*	I/O	AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF17	I/O	I/O	AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF18	I/O	I/O	AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF19	I/O	I/O	AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B6 I/O I/O B7 I/O I/O B8 <tdi o<="" td=""> I/O</tdi>	AF20	NC*	I/O	AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF21	NC*	I/O	AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF22	NC*	I/O	AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF23	NC*	I/O	AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF24	NC*	I/O	AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF25	NC*	NC	B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF26	NC*	NC	B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	B1	NC*	NC	B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B2	NC*	NC	B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B3	NC*	I/O	B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B4	NC*	I/O	B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B5	NC*	I/O	B7 I/O I/O B8 I/O I/O B9 I/O I/O	B6	I/O	I/O	B8 I/O I/O B9 I/O I/O	B7	I/O	I/O	B9 I/O I/O	B8	I/O	I/O		B9	I/O	I/O
AF7	I/O	I/O																																																																																																																	
AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O	AF8	I/O	I/O																																																																																																																
AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF9	I/O	I/O																																																																																																																
AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF10	I/O	I/O																																																																																																																
AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF11	NC*	I/O																																																																																																																
AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF12	NC*	NC																																																																																																																
AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF13	HCLK	HCLK																																																																																																																
AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF14	I/O	QCLKB																																																																																																																
AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF15	NC*	I/O																																																																																																																
AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF16	NC*	I/O																																																																																																																
AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF17	I/O	I/O																																																																																																																
AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF18	I/O	I/O																																																																																																																
AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF19	I/O	I/O																																																																																																																
AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B6 I/O I/O B7 I/O I/O B8 <tdi o<="" td=""> I/O</tdi>	AF20	NC*	I/O																																																																																																																
AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF21	NC*	I/O																																																																																																																
AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF22	NC*	I/O																																																																																																																
AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF23	NC*	I/O																																																																																																																
AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF24	NC*	I/O																																																																																																																
AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF25	NC*	NC																																																																																																																
B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF26	NC*	NC																																																																																																																
B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	B1	NC*	NC																																																																																																																
B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B2	NC*	NC																																																																																																																
B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B3	NC*	I/O																																																																																																																
B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B4	NC*	I/O																																																																																																																
B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B5	NC*	I/O																																																																																																																
B7 I/O I/O B8 I/O I/O B9 I/O I/O	B6	I/O	I/O																																																																																																																
B8 I/O I/O B9 I/O I/O	B7	I/O	I/O																																																																																																																
B9 I/O I/O	B8	I/O	I/O																																																																																																																
	B9	I/O	I/O																																																																																																																

484-Pin FBGA									
Pin Number	A54SX32A Function	A54SX72A Function							
B10	I/O	I/O							
B11	NC*	I/O							
B12	NC*	I/O							
B13	V _{CCI}	V _{CCI}							
B14	CLKA	CLKA							
B15	NC*	I/O							
B16	NC*	I/O							
B17	I/O	I/O							
B18	V _{CCI}	V _{CCI}							
B19	I/O	I/O							
B20	I/O	I/O							
B21	NC*	I/O							
B22	NC*	I/O							
B23	NC*	I/O							
B24	NC*	I/O							
B25	I/O	I/O							
B26	NC*	NC							
C1	NC*	I/O							
C2	NC*	I/O							
C3	NC*	I/O							
C4	NC*	I/O							
C5	I/O	I/O							
C6	V _{CCI}	V _{CCI}							
C7	I/O	I/O							
C8	I/O	I/O							
С9	V _{CCI}	V _{CCI}							
C10	I/O	I/O							
C11	I/O	I/O							
C12	I/O	I/O							
C13	PRA, I/O	PRA, I/O							
C14	I/O	I/O							
C15	I/O	QCLKD							
C16	I/O	I/O							
C17	I/O	I/O							
C18	I/O	I/O							

Note: *These pins must be left floating on the A54SX32A device.



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	-3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the -3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9