

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 768 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 111 |
| Number of Gates | 12000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-FPBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx08a-fg144i |

Temperature Grade Offering

| Package | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|---------|----------|----------|----------|----------|
| PQ208 | C,I,A,M | C,I,A,M | C,I,A,M | C,I,A,M |
| TQ100 | C,I,A,M | C,I,A,M | C,I,A,M | |
| TQ144 | C,I,A,M | C,I,A,M | C,I,A,M | |
| TQ176 | | | C,I,M | |
| BG329 | | | C,I,M | |
| FG144 | C,I,A,M | C,I,A,M | C,I,A,M | |
| FG256 | | C,I,A,M | C,I,A,M | C,I,A,M |
| FG484 | | | C,I,M | C,I,A,M |
| CQ208 | | | C,M,B | C,M,B |
| CQ256 | | | C,M,B | C,M,B |

Notes:

1. C = Commercial
2. I = Industrial
3. A = Automotive
4. M = Military
5. B = MIL-STD-883 Class B
6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

| | F | Std | -1 | -2 | -3 |
|--------------|---|-----|----|----|--------------|
| Commercial | ✓ | ✓ | ✓ | ✓ | Discontinued |
| Industrial | | ✓ | ✓ | ✓ | Discontinued |
| Automotive | | ✓ | | | |
| Military | | ✓ | ✓ | | |
| MIL-STD-883B | | ✓ | ✓ | | |

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

Table of Contents

General Description

| | |
|------------------------------------|------|
| Introduction | 1-1 |
| SX-A Family Architecture | 1-1 |
| Other Architectural Features | 1-7 |
| Programming | 1-13 |
| Related Documents | 1-14 |
| Pin Description | 1-15 |

Detailed Specifications

| | |
|--|------|
| Operating Conditions | 2-1 |
| Typical SX-A Standby Current | 2-1 |
| Electrical Specifications | 2-2 |
| PCI Compliance for the SX-A Family | 2-3 |
| Thermal Characteristics | 2-11 |
| SX-A Timing Model | 2-14 |
| Sample Path Calculations | 2-14 |
| Output Buffer Delays | 2-15 |
| AC Test Loads | 2-15 |
| Input Buffer Delays | 2-16 |
| C-Cell Delays | 2-16 |
| Cell Timing Characteristics | 2-16 |
| Timing Characteristics | 2-17 |
| Temperature and Voltage Derating Factors | 2-17 |
| Timing Characteristics | 2-18 |

Package Pin Assignments

| | |
|--------------------|------|
| 208-Pin PQFP | 3-1 |
| 100-Pin TQFP | 3-5 |
| 144-Pin TQFP | 3-8 |
| 176-Pin TQFP | 3-11 |
| 329-Pin PBGA | 3-14 |
| 144-Pin FBGA | 3-18 |
| 256-Pin FBGA | 3-21 |
| 484-Pin FBGA | 3-26 |

Datasheet Information

| | |
|---|-----|
| List of Changes | 4-1 |
| Datasheet Categories | 4-3 |
| International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) | 4-3 |

Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

| Symbol | Parameter | Commercial | | Industrial | | Units | |
|-----------------|---|------------------------------|---------------|---------------|------|-------|---------------|
| | | Min. | Max. | Min. | Max. | | |
| V_{OH} | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -1 \text{ mA}$) | 0.9 V_{CCI} | 0.9 V_{CCI} | | V | |
| | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -8 \text{ mA}$) | 2.4 | 2.4 | | V | |
| V_{OL} | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 1 \text{ mA}$) | 0.4 | 0.4 | | V | |
| | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 12 \text{ mA}$) | 0.4 | 0.4 | | V | |
| V_{IL} | Input Low Voltage | | 0.8 | 0.8 | | V | |
| V_{IH} | Input High Voltage | | 2.0 | 5.75 | 2.0 | 5.75 | V |
| I_{IL}/I_{IH} | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$ | | -10 | 10 | -10 | 10 | μA |
| I_{OZ} | Tristate Output Leakage Current | | -10 | 10 | -10 | 10 | μA |
| t_R, t_F | Input Transition Time t_R, t_F | | 10 | 10 | | ns | |
| C_{IO} | I/O Capacitance | | 10 | 10 | | pF | |
| I_{CC} | Standby Current | | 10 | 20 | | mA | |
| IV Curve* | Can be derived from the IBIS model on the web. | | | | | | |

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

| Symbol | Parameter | Commercial | | Industrial | | Units | |
|-----------------|---|---------------------------------|------|------------|------|-------|---------------|
| | | Min. | Max. | Min. | Max. | | |
| V_{OH} | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -100 \mu\text{A}$) | 2.1 | 2.1 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -1 \text{ mA}$) | 2.0 | 2.0 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -2 \text{ mA}$) | 1.7 | 1.7 | | V | |
| V_{OL} | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 100 \mu\text{A}$) | 0.2 | 0.2 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 1 \text{ mA}$) | 0.4 | 0.4 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 2 \text{ mA}$) | 0.7 | 0.7 | | V | |
| V_{IL} | Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$ | | -0.3 | 0.7 | -0.3 | 0.7 | V |
| V_{IH} | Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$ | | 1.7 | 5.75 | 1.7 | 5.75 | V |
| I_{IL}/I_{IH} | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$ | | -10 | 10 | -10 | 10 | μA |
| I_{OZ} | Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$ | | -10 | 10 | -10 | 10 | μA |
| t_R, t_F | Input Transition Time t_R, t_F | | 10 | 10 | | ns | |
| C_{IO} | I/O Capacitance | | 10 | 10 | | pF | |
| I_{CC} | Standby Current | | 10 | 20 | | mA | |
| IV Curve* | Can be derived from the IBIS model on the web. | | | | | | |

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-8 • AC Specifications (5 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|--------------|------------------------|---|-----------------------------------|--------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 1.4$ ¹ | -44 | - | mA |
| | | $1.4 \leq V_{OUT} < 2.4$ ^{1, 2} | (-44 + ($V_{OUT} - 1.4$)/0.024) | - | mA |
| | | $3.1 < V_{OUT} < V_{CCI}$ ^{1, 3} | - | EQ 2-1 on page 2-5 | - |
| | (Test Point) | $V_{OUT} = 3.1$ ³ | - | -142 | mA |
| $I_{OL(AC)}$ | Switching Current Low | $V_{OUT} \geq 2.2$ ¹ | 95 | - | mA |
| | | $2.2 > V_{OUT} > 0.55$ ¹ | ($V_{OUT}/0.023$) | - | mA |
| | | $0.71 > V_{OUT} > 0$ ^{1, 3} | - | EQ 2-2 on page 2-5 | - |
| | (Test Point) | $V_{OUT} = 0.71$ ³ | - | 206 | mA |
| I_{CL} | Low Clamp Current | $-5 < V_{IN} \leq -1$ | -25 + ($V_{IN} + 1$)/0.015 | - | mA |
| $slew_R$ | Output Rise Slew Rate | 0.4 V to 2.4 V load ⁴ | 1 | 5 | V/ns |
| $slew_F$ | Output Fall Slew Rate | 2.4 V to 0.4 V load ⁴ | 1 | 5 | V/ns |

Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for $REQ\#$ and $GNT\#$ are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and $RST\#$, which are system outputs. "Switching Current High" specifications are not relevant to $SERR\#$, $INTA\#$, $INTB\#$, $INTC\#$, and $INTD\#$, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





Table 2-10 • AC Specifications (3.3 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|--------------|------------------------|---|-------------------------------------|--------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 0.3V_{CCI}$ ¹ | -12 V_{CCI} | – | mA |
| | | $0.3V_{CCI} \leq V_{OUT} < 0.9V_{CCI}$ ¹ | (-17.1($V_{CCI} - V_{OUT}$)) | – | mA |
| | | $0.7V_{CCI} < V_{OUT} < V_{CCI}$ ^{1, 2} | – | EQ 2-3 on page 2-7 | – |
| | (Test Point) | $V_{OUT} = 0.7V_{CC}$ ² | – | -32 V_{CCI} | mA |
| $I_{OL(AC)}$ | Switching Current Low | $V_{CCI} > V_{OUT} \geq 0.6V_{CCI}$ ¹ | 16 V_{CCI} | – | mA |
| | | $0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}$ ¹ | (26.7 V_{OUT}) | – | mA |
| | | $0.18V_{CCI} > V_{OUT} > 0$ ^{1, 2} | – | EQ 2-4 on page 2-7 | – |
| | (Test Point) | $V_{OUT} = 0.18V_{CC}$ ² | – | 38 V_{CCI} | mA |
| I_{CL} | Low Clamp Current | $-3 < V_{IN} \leq -1$ | $-25 + (V_{IN} + 1)/0.015$ | – | mA |
| I_{CH} | High Clamp Current | $V_{CCI} + 4 > V_{IN} \geq V_{CCI} + 1$ | $25 + (V_{IN} - V_{CCI} - 1)/0.015$ | – | mA |
| $slew_R$ | Output Rise Slew Rate | $0.2V_{CCI} - 0.6V_{CCI}$ load ³ | 1 | 4 | V/ns |
| $slew_F$ | Output Fall Slew Rate | $0.6V_{CCI} - 0.2V_{CCI}$ load ³ | 1 | 4 | V/ns |

Notes:

- Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



Where:

C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF

C_{EQSM} = Equivalent capacitance of sequential modules (R-Cells) in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

C_{EQCR} = Equivalent capacitance of CLKA/B in pF

C_{EQHV} = Variable capacitance of HCLK in pF

C_{EQHF} = Fixed capacitance of HCLK in pF

C_L = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

f_{q1} = Average CLKA rate in MHz

f_{q2} = Average CLKB rate in MHz

f_{s1} = Average HCLK rate in MHz

m = Number of logic modules switching at f_m

n = Number of input buffers switching at f_n

p = Number of output buffers switching at f_p

q_1 = Number of clock loads on CLKA

q_2 = Number of clock loads on CLKB

r_1 = Fixed capacitance due to CLKA

r_2 = Fixed capacitance due to CLKB

s_1 = Number of clock loads on HCLK

x = Number of I/Os at logic low

y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

| | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|--|-----------------|-----------------|-----------------|-----------------|
| Combinatorial modules (C_{EQCM}) | 1.70 pF | 2.00 pF | 2.00 pF | 1.80 pF |
| Sequential modules (C_{EQCM}) | 1.50 pF | 1.50 pF | 1.30 pF | 1.50 pF |
| Input buffers (C_{EQI}) | 1.30 pF | 1.30 pF | 1.30 pF | 1.30 pF |
| Output buffers (C_{EQO}) | 7.40 pF | 7.40 pF | 7.40 pF | 7.40 pF |
| Routed array clocks (C_{EQCR}) | 1.05 pF | 1.05 pF | 1.05 pF | 1.05 pF |
| Dedicated array clocks – variable (C_{EQHV}) | 0.85 pF | 0.85 pF | 0.85 pF | 0.85 pF |
| Dedicated array clocks – fixed (C_{EQHF}) | 30.00 pF | 55.00 pF | 110.00 pF | 240.00 pF |
| Routed array clock A (r_1) | 35.00 pF | 50.00 pF | 90.00 pF | 310.00 pF |

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | | Units |
|--|--|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays¹ | | | | | | | | | | |
| t_{PD} | Internal Array Module | 0.9 | 1.1 | 1.2 | 1.7 | ns | | | | |
| Predicted Routing Delays² | | | | | | | | | | |
| t_{RD1} | FO = 1 Routing Delay, Direct Connect | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | ns |
| t_{RD2} | FO = 1 Routing Delay, Fast Connect | 0.3 | 0.3 | 0.4 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | ns |
| t_{RD3} | FO = 1 Routing Delay | 0.3 | 0.4 | 0.5 | 0.6 | 0.6 | 0.7 | 0.8 | 0.9 | ns |
| t_{RD4} | FO = 2 Routing Delay | 0.5 | 0.5 | 0.6 | 0.6 | 0.7 | 0.7 | 0.8 | 0.8 | ns |
| t_{RD8} | FO = 3 Routing Delay | 0.6 | 0.7 | 0.8 | 0.8 | 0.9 | 0.9 | 1.1 | 1.1 | ns |
| t_{RD12} | FO = 4 Routing Delay | 0.8 | 0.9 | 1 | 1 | 1.1 | 1.2 | 1.4 | 1.4 | ns |
| t_{RD16} | FO = 8 Routing Delay | 1.4 | 1.5 | 1.8 | 1.8 | 2.0 | 2.0 | 2.5 | 2.5 | ns |
| t_{RD32} | FO = 12 Routing Delay | 2 | 2.2 | 2.6 | 2.6 | 2.8 | 2.8 | 3.6 | 3.6 | ns |
| R-Cell Timing | | | | | | | | | | |
| t_{RCO} | Sequential Clock-to-Q | 0.7 | 0.8 | 0.9 | 0.9 | 1.0 | 1.0 | 1.3 | 1.3 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | 0.6 | 0.6 | 0.8 | 0.8 | 1.0 | 1.0 | 1.0 | 1.0 | ns |
| t_{PRESET} | Asynchronous Preset-to-Q | 0.7 | 0.7 | 0.9 | 0.9 | 1.2 | 1.2 | 1.2 | 1.2 | ns |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.7 | 0.8 | 0.9 | 0.9 | 1.2 | 1.2 | 1.2 | 1.2 | ns |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| t_{WASYN} | Asynchronous Pulse Width | 1.4 | 1.5 | 1.8 | 1.8 | 2.5 | 2.5 | 2.5 | 2.5 | ns |
| $t_{RECASYN}$ | Asynchronous Recovery Time | 0.4 | 0.4 | 0.5 | 0.5 | 0.7 | 0.7 | 0.7 | 0.7 | ns |
| t_{HASYN} | Asynchronous Hold Time | 0.3 | 0.3 | 0.4 | 0.4 | 0.6 | 0.6 | 0.6 | 0.6 | ns |
| t_{MPW} | Clock Pulse Width | 1.6 | 1.8 | 2.1 | 2.1 | 2.9 | 2.9 | 2.9 | 2.9 | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t_{INYH} | Input Data Pad to Y High 2.5 V LVC MOS | 0.8 | 0.9 | 1.0 | 1.0 | 1.4 | 1.4 | 1.4 | 1.4 | ns |
| t_{INYL} | Input Data Pad to Y Low 2.5 V LVC MOS | 1.0 | 1.2 | 1.4 | 1.4 | 1.9 | 1.9 | 1.9 | 1.9 | ns |
| t_{INYH} | Input Data Pad to Y High 3.3 V PCI | 0.6 | 0.6 | 0.7 | 0.7 | 1.0 | 1.0 | 1.0 | 1.0 | ns |
| t_{INYL} | Input Data Pad to Y Low 3.3 V PCI | 0.7 | 0.8 | 0.9 | 0.9 | 1.3 | 1.3 | 1.3 | 1.3 | ns |
| t_{INYH} | Input Data Pad to Y High 3.3 V LVTTL | 0.7 | 0.7 | 0.9 | 0.9 | 1.2 | 1.2 | 1.2 | 1.2 | ns |
| t_{INYL} | Input Data Pad to Y Low 3.3 V LVTTL | 1.0 | 1.1 | 1.3 | 1.3 | 1.8 | 1.8 | 1.8 | 1.8 | ns |

Notes:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-21 • A54SX16A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|--|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| t_{INYH} | Input Data Pad to Y High 5 V PCI | 0.5 | 0.5 | 0.6 | 0.7 | 0.9 | ns |
| t_{INYL} | Input Data Pad to Y Low 5 V PCI | 0.7 | 0.8 | 0.9 | 1.1 | 1.5 | ns |
| t_{IYH} | Input Data Pad to Y High 5 V TTL | 0.5 | 0.5 | 0.6 | 0.7 | 0.9 | ns |
| t_{IYL} | Input Data Pad to Y Low 5 V TTL | 0.7 | 0.8 | 0.9 | 1.1 | 1.5 | ns |
| Input Module Predicted Routing Delays² | | | | | | | |
| t_{IRD1} | FO = 1 Routing Delay | 0.3 | 0.3 | 0.3 | 0.4 | 0.6 | ns |
| t_{IRD2} | FO = 2 Routing Delay | 0.4 | 0.5 | 0.5 | 0.6 | 0.8 | ns |
| t_{IRD3} | FO = 3 Routing Delay | 0.5 | 0.6 | 0.7 | 0.8 | 1.1 | ns |
| t_{IRD4} | FO = 4 Routing Delay | 0.7 | 0.8 | 0.9 | 1.0 | 1.4 | ns |
| t_{IRD8} | FO = 8 Routing Delay | 1.2 | 1.4 | 1.5 | 0.8 | 2.5 | ns |
| t_{IRD12} | FO = 12 Routing Delay | 1.7 | 2.0 | 2.2 | 2.6 | 3.6 | ns |

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-24 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.2 | 1.4 | 1.6 | 1.8 | 2.8 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | 1.0 | 1.1 | 1.2 | 1.5 | 2.2 | ns |
| t_{HPWH} | Minimum Pulse Width High | 1.4 | 1.7 | 1.9 | 2.2 | 3.0 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.4 | 1.7 | 1.9 | 2.2 | 3.0 | ns |
| t_{HCKSW} | Maximum Skew | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |
| t_{HP} | Minimum Period | 2.8 | 3.4 | 3.8 | 4.4 | 6.0 | ns |
| f_{HMAX} | Maximum Frequency | 357 | 294 | 263 | 227 | 167 | MHz |
| Routed Array Clock Networks | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 1.0 | 1.2 | 1.3 | 1.6 | 2.2 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 1.1 | 1.3 | 1.5 | 1.7 | 2.4 | ns |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 1.1 | 1.3 | 1.5 | 1.7 | 2.4 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 1.1 | 1.3 | 1.5 | 1.7 | 2.4 | ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| t_{RPWH} | Minimum Pulse Width High | 1.4 | 1.7 | 1.9 | 2.2 | 3.0 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.4 | 1.7 | 1.9 | 2.2 | 3.0 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | 0.8 | 0.9 | 1.0 | 1.2 | 1.7 | ns |
| t_{RCKSW} | Maximum Skew (50% Load) | 0.8 | 0.9 | 1.0 | 1.2 | 1.7 | ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | ns |

Note: *All -3 speed grades have been discontinued.

Table 2-26 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| 3.3 V PCI Output Module Timing² | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.0 | 2.3 | 2.6 | 3.1 | 4.3 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.2 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 1.4 | 1.7 | 1.9 | 2.2 | 3.1 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.0 | 2.3 | 2.6 | 3.1 | 4.3 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.2 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| d_{TLH}^3 | Delta Low to High | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| 3.3 V LVTTL Output Module Timing⁴ | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.8 | 3.2 | 3.6 | 4.3 | 6.0 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 9.5 | 10.9 | 12.4 | 14.6 | 20.4 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | ns |
| t_{ENZLS} | Enable-to-Pad, Z to L—low slew | 15.8 | 18.9 | 21.3 | 25.4 | 34.9 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.8 | 3.2 | 3.6 | 4.3 | 6.0 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.9 | 3.3 | 3.7 | 4.4 | 6.2 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns |
| d_{TLH}^3 | Delta Low to High | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| d_{THLS}^3 | Delta High to Low—low slew | 0.053 | 0.053 | 0.067 | 0.073 | 0.107 | ns/pF |

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-37 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.6 | 1.9 | 2.1 | 2.5 | 3.8 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | 1.7 | 1.9 | 2.1 | 2.5 | 3.8 | ns |
| t_{HPWH} | Minimum Pulse Width High | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{HCKSW} | Maximum Skew | 1.4 | 1.6 | 1.8 | 2.1 | 3.3 | ns |
| t_{HP} | Minimum Period | 3.0 | 3.4 | 4.0 | 4.6 | 6.4 | ns |
| f_{HMAX} | Maximum Frequency | 333 | 294 | 250 | 217 | 156 | MHz |
| Routed Array Clock Networks | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 2.8 | 3.3 | 3.7 | 4.3 | 6.0 | ns |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 2.9 | 3.4 | 3.8 | 4.5 | 6.2 | ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 3.1 | 3.6 | 4.1 | 4.8 | 6.7 | ns |
| t_{RPWH} | Minimum Pulse Width High | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | 1.9 | 2.2 | 2.5 | 3 | 4.1 | ns |
| t_{RCKSW} | Maximum Skew (50% Load) | 1.9 | 2.1 | 2.4 | 2.8 | 3.9 | ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 1.9 | 2.1 | 2.4 | 2.8 | 3.9 | ns |
| Quadrant Array Clock Networks | | | | | | | |
| t_{QCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 1.3 | 1.5 | 1.7 | 1.9 | 2.7 | ns |
| t_{QCHKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 1.3 | 1.5 | 1.7 | 2 | 2.8 | ns |
| t_{QCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 1.5 | 1.7 | 1.9 | 2.2 | 3.1 | ns |
| t_{QCHKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 1.5 | 1.8 | 2 | 2.3 | 3.2 | ns |

Note: *All -3 speed grades have been discontinued.

| 100-TQFP | | | |
|------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| 71 | I/O | I/O | I/O |
| 72 | I/O | I/O | I/O |
| 73 | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O |
| 77 | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O |
| 79 | I/O | I/O | I/O |
| 80 | I/O | I/O | I/O |
| 81 | I/O | I/O | I/O |
| 82 | V _{CCI} | V _{CCI} | V _{CCI} |
| 83 | I/O | I/O | I/O |
| 84 | I/O | I/O | I/O |
| 85 | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O |
| 87 | CLKA | CLKA | CLKA |
| 88 | CLKB | CLKB | CLKB |
| 89 | NC | NC | NC |
| 90 | V _{CCA} | V _{CCA} | V _{CCA} |
| 91 | GND | GND | GND |
| 92 | PRA, I/O | PRA, I/O | PRA, I/O |
| 93 | I/O | I/O | I/O |
| 94 | I/O | I/O | I/O |
| 95 | I/O | I/O | I/O |
| 96 | I/O | I/O | I/O |
| 97 | I/O | I/O | I/O |
| 98 | I/O | I/O | I/O |
| 99 | I/O | I/O | I/O |
| 100 | TCK, I/O | TCK, I/O | TCK, I/O |

| 329-Pin PBGA | |
|--------------|-------------------|
| Pin Number | A54SX32A Function |
| V22 | I/O |
| V23 | I/O |
| W1 | I/O |
| W2 | I/O |
| W3 | I/O |
| W4 | I/O |
| W20 | I/O |
| W21 | I/O |
| W22 | I/O |
| W23 | NC |
| Y1 | NC |
| Y2 | I/O |
| Y3 | I/O |
| Y4 | GND |
| Y5 | I/O |
| Y6 | I/O |
| Y7 | I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |
| Y12 | V _{CCA} |
| Y13 | NC |
| Y14 | I/O |
| Y15 | I/O |
| Y16 | I/O |
| Y17 | I/O |
| Y18 | I/O |
| Y19 | I/O |
| Y20 | GND |
| Y21 | I/O |
| Y22 | I/O |
| Y23 | I/O |

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

| 144-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| A1 | I/O | I/O | I/O |
| A2 | I/O | I/O | I/O |
| A3 | I/O | I/O | I/O |
| A4 | I/O | I/O | I/O |
| A5 | V _{CCA} | V _{CCA} | V _{CCA} |
| A6 | GND | GND | GND |
| A7 | CLKA | CLKA | CLKA |
| A8 | I/O | I/O | I/O |
| A9 | I/O | I/O | I/O |
| A10 | I/O | I/O | I/O |
| A11 | I/O | I/O | I/O |
| A12 | I/O | I/O | I/O |
| B1 | I/O | I/O | I/O |
| B2 | GND | GND | GND |
| B3 | I/O | I/O | I/O |
| B4 | I/O | I/O | I/O |
| B5 | I/O | I/O | I/O |
| B6 | I/O | I/O | I/O |
| B7 | CLKB | CLKB | CLKB |
| B8 | I/O | I/O | I/O |
| B9 | I/O | I/O | I/O |
| B10 | I/O | I/O | I/O |
| B11 | GND | GND | GND |
| B12 | I/O | I/O | I/O |
| C1 | I/O | I/O | I/O |
| C2 | I/O | I/O | I/O |
| C3 | TCK, I/O | TCK, I/O | TCK, I/O |
| C4 | I/O | I/O | I/O |
| C5 | I/O | I/O | I/O |
| C6 | PRA, I/O | PRA, I/O | PRA, I/O |
| C7 | I/O | I/O | I/O |
| C8 | I/O | I/O | I/O |
| C9 | I/O | I/O | I/O |
| C10 | I/O | I/O | I/O |
| C11 | I/O | I/O | I/O |
| C12 | I/O | I/O | I/O |

| 144-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| D1 | I/O | I/O | I/O |
| D2 | V _{CCI} | V _{CCI} | V _{CCI} |
| D3 | TDI, I/O | TDI, I/O | TDI, I/O |
| D4 | I/O | I/O | I/O |
| D5 | I/O | I/O | I/O |
| D6 | I/O | I/O | I/O |
| D7 | I/O | I/O | I/O |
| D8 | I/O | I/O | I/O |
| D9 | I/O | I/O | I/O |
| D10 | I/O | I/O | I/O |
| D11 | I/O | I/O | I/O |
| D12 | I/O | I/O | I/O |
| E1 | I/O | I/O | I/O |
| E2 | I/O | I/O | I/O |
| E3 | I/O | I/O | I/O |
| E4 | I/O | I/O | I/O |
| E5 | TMS | TMS | TMS |
| E6 | V _{CCI} | V _{CCI} | V _{CCI} |
| E7 | V _{CCI} | V _{CCI} | V _{CCI} |
| E8 | V _{CCI} | V _{CCI} | V _{CCI} |
| E9 | V _{CCA} | V _{CCA} | V _{CCA} |
| E10 | I/O | I/O | I/O |
| E11 | GND | GND | GND |
| E12 | I/O | I/O | I/O |
| F1 | I/O | I/O | I/O |
| F2 | I/O | I/O | I/O |
| F3 | NC | NC | NC |
| F4 | I/O | I/O | I/O |
| F5 | GND | GND | GND |
| F6 | GND | GND | GND |
| F7 | GND | GND | GND |
| F8 | V _{CCI} | V _{CCI} | V _{CCI} |
| F9 | I/O | I/O | I/O |
| F10 | GND | GND | GND |
| F11 | I/O | I/O | I/O |
| F12 | I/O | I/O | I/O |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| T3 | I/O | I/O |
| T4 | I/O | I/O |
| T5 | I/O | I/O |
| T10 | GND | GND |
| T11 | GND | GND |
| T12 | GND | GND |
| T13 | GND | GND |
| T14 | GND | GND |
| T15 | GND | GND |
| T16 | GND | GND |
| T17 | GND | GND |
| T22 | I/O | I/O |
| T23 | I/O | I/O |
| T24 | I/O | I/O |
| T25 | NC* | I/O |
| T26 | NC* | I/O |
| U1 | I/O | I/O |
| U2 | V _{CCI} | V _{CCI} |
| U3 | I/O | I/O |
| U4 | I/O | I/O |
| U5 | I/O | I/O |
| U10 | GND | GND |
| U11 | GND | GND |
| U12 | GND | GND |
| U13 | GND | GND |
| U14 | GND | GND |
| U15 | GND | GND |
| U16 | GND | GND |
| U17 | GND | GND |
| U22 | I/O | I/O |
| U23 | I/O | I/O |
| U24 | I/O | I/O |
| U25 | V _{CCI} | V _{CCI} |
| U26 | I/O | I/O |
| V1 | NC* | I/O |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| V2 | NC* | I/O |
| V3 | I/O | I/O |
| V4 | I/O | I/O |
| V5 | I/O | I/O |
| V22 | V _{CCA} | V _{CCA} |
| V23 | I/O | I/O |
| V24 | I/O | I/O |
| V25 | NC* | I/O |
| V26 | NC* | I/O |
| W1 | I/O | I/O |
| W2 | I/O | I/O |
| W3 | I/O | I/O |
| W4 | I/O | I/O |
| W5 | I/O | I/O |
| W22 | I/O | I/O |
| W23 | V _{CCA} | V _{CCA} |
| W24 | I/O | I/O |
| W25 | NC* | I/O |
| W26 | NC* | I/O |
| Y1 | NC* | I/O |
| Y2 | NC* | I/O |
| Y3 | I/O | I/O |
| Y4 | I/O | I/O |
| Y5 | NC* | I/O |
| Y22 | I/O | I/O |
| Y23 | I/O | I/O |
| Y24 | V _{CCI} | V _{CCI} |
| Y25 | I/O | I/O |
| Y26 | I/O | I/O |

Note: *These pins must be left floating on the A54SX32A device.

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court
Mountain View, CA
94043-4655 USA
Phone 650.318.4200
Fax 650.318.4600

Actel Europe Ltd.

River Court, Meadows Business Park
Station Approach, Blackwater
Camberley, Surrey GU17 9AB
United Kingdom
Phone +44 (0) 1276 609 300
Fax +44 (0) 1276 607 540

Actel Japan

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Phone +81.03.3445.7671
Fax +81.03.3445.7668
www.jp.actel.com

Actel Hong Kong

Suite 2114, Two Pacific Place
88 Queensway, Admiralty
Hong Kong
Phone +852 2185 6460
Fax +852 2185 6488
www.actel.com.cn