

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E-XF

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	12000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx08a-ftq100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

## **General Description**

Introduction	1-1
SX-A Family Architecture	1-1
Other Architectural Features	1-7
Programming	-13
Related Documents 1	-14
Pin Description	-15

## **Detailed Specifications**

Operating Conditions	2-1
Typical SX-A Standby Current	2-1
Electrical Specifications	2-2
PCI Compliance for the SX-A Family	2-3
Thermal Characteristics 2-	-11
SX-A Timing Model	-14
Sample Path Calculations 2-	-14
Output Buffer Delays 2-	-15
AC Test Loads	-15
Input Buffer Delays	-16
C-Cell Delays 2-	-16
Cell Timing Characteristics 2-	-16
Timing Characteristics 2-	-17
Temperature and Voltage Derating Factors 2-	-17
Timing Characteristics 2-	-18

## Package Pin Assignments

208-Pin PQFP																							
100-Pin TQFP																							
144-Pin TQFP	 	 •	 •				 •		• •	•	 •	 • •	 •		 •		• •			 • •			3-8
176-Pin TQFP	 	 •	 •				 	• •		•	 	 • •	 		 •		• •		 •	 • •		3	-11
329-Pin PBGA		 •	 •	 •		 •	 •	• •	• •	•	 •	 	 •		 •		• •		 •	 •	• •	3	-14
144-Pin FBGA		 •	 •	 •		 •	 •		• •	•	 •	 	 •	•	 •				 •	 •	• •	3	-18
256-Pin FBGA		 •	 •	 •			 •			•	 	 	 	•	 •		• •		 •	 • •		3	-21
484-Pin FBGA		 									 	 	 							 •		3	-26

## **Datasheet Information**

List of Changes	4-1
Datasheet Categories	4-3
International Traffic in Arms Regulations (ITAR) and Export Administration	
Regulations (EAR)	4-3



# **General Description**

## Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22  $\mu$ m / 0.25  $\mu$ m CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

## **SX-A Family Architecture**

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.





Figure 1-1 • SX-A Family Interconnect Elements



## **Other Architectural Features**

## Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using  $0.22 \,\mu/0.25 \,\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25  $\Omega$  with capacitance of 1.0 fF for low signal impedance.

## Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

## **User Security**

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of* Security in Actel Antifuse FPGAs application note.

## I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{CCI}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V<sub>CCI</sub> is set to 3.3 V on the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

## Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated.  $V_{CCA}$  and  $V_{CCI}$  do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V<sub>CCA</sub> voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, *Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications*.

Table 1-2	• I/C	) Features
-----------	-------	------------

Function	Description
Input Buffer Threshold Selections	<ul> <li>5 V: PCI, TTL</li> <li>3.3 V: PCI, LVTTL</li> <li>2.5 V: LVCMOS2 (commercial only)</li> </ul>
Flexible Output Driver	<ul> <li>5 V: PCI, TTL</li> <li>3.3 V: PCI, LVTTL</li> <li>2.5 V: LVCMOS2 (commercial only)</li> </ul>
Output Buffer	<ul> <li>"Hot-Swap" Capability (3.3 V PCI is not hot swappable)</li> <li>I/O on an unpowered device does not sink current</li> <li>Can be used for "cold-sparing"</li> <li>Selectable on an individual I/O basis</li> <li>Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.</li> </ul>
Power-Up	Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate) Enables deterministic power-up of device V <sub>CCA</sub> and V <sub>CCI</sub> can be powered in any order

#### Table 1-3 • I/O Characteristics for All I/O Configurations

	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	<b>0.25 V/</b> μs	<b>0.025 V/</b> μs	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μ <b>s</b>	μs	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2



## **Boundary-Scan Testing (BST)**

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

### **Dedicated Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

_ 0	eserve Pins	
	eserve Fins	
	Reserve JTAG	
	Reserve JTAG Test Reset	
<b>I</b>	Reserve Probe	

#### Figure 1-12 • Device Selection Wizard

#### Table 1-5• Reserve Pin Definitions

Pin	Function
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up
Reserve Probe	Keeps pins from being used or regular I/O

### Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V<sub>CCI</sub> should be placed on the TMS pin to pull it High by default.** 

Table 1-6describesthedifferentconfigurationrequirementsofBSTpinsandtheirfunctionalityindifferentmodes.

Table 1-6 •	<b>Boundary-Scan Pin Configurations and</b>
	Functions

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

#### TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.



## **Design Environment**

The SX-A family of FPGAs is fully supported by both Actel Libero<sup>®</sup> Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify<sup>®</sup> for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD<sup>™</sup>, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.



## **Thermal Characteristics**

## Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

> $\theta_{JA} = \frac{T_J - T_A}{P}$ EQ 2-9  $\theta_{\rm L}$

$$A = \frac{I_{C} - I_{A}}{P}$$

EQ 2-10

#### Where:

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{IC}$  = Junction-to-case thermal resistance
- $T_1$  = Junction temperature
- $T_A = Ambient temperature$
- $T_C$  = Ambient temperature
- Ρ = total power dissipated by the device

#### Table 2-12 • Package Thermal Characteristics

				$\boldsymbol{AL}^{\boldsymbol{\theta}}$		
Package Type	Pin Count	οι <sup>θ</sup>	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

## Table 2-15 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
-----------------------------------	--

		-2 S	peed	-1 S	peed	Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Networks					1				1
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.7	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
<b>Routed Arra</b>	ay Clock Networks					•				
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns



## Table 2-16 A54SX08A Timing Characteristics

(Worst-Case Commercial Condition	5 V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
----------------------------------	---

		-2 S	peed	-1 Speed		Std.	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Networks									
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.3		1.5		1.7		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.1		1.3		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.5		0.5		0.8	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		1.9	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.2		1.3		1.6		2.2	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.8		0.9		1.1		1.5	ns

## Table 2-17 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CC</sub>	<sub>l</sub> = 4.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	--	---

		-2 S	peed	-1 Speed		Std. Speed		-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
Dedicated (	Hardwired) Array Clock Networks										
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.3		1.5		2.3	ns	
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4		2.0	ns	
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns	
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns	
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.8	ns	
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns	
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz	
Routed Arra	y Clock Networks										
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns	
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns	
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns	
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns	
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.3		1.5		2.1	ns	
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.6		1.8		2.1		2.9	ns	
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns	
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns	
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.1		1.5	ns	
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		1.0		1.1		1.5	ns	
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns	

## Table 2-22 A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
-----------------------------------	--

		-3 Speed*		-2 Speed		-1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks										
t <sub>НСКН</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t <sub>HP</sub>	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f <sub>HMAX</sub>	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											<u>.</u>
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

*Note:* \*All –3 speed grades have been discontinued.



## Table 2-23 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions	5 V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C	)
-----------------------------------	--	---

		-3 Speed*		–2 S	peed	–1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks										
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t <sub>HP</sub>	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f <sub>HMAX</sub>	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											4
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

*Note:* \*All –3 speed grades have been discontinued.

#### Table 2-26 • A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_{J} = 70^{\circ}C$
----------------------------------	--

		-3 Sp	peed <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.0		2.3		2.6		3.1		4.3	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.2		2.5		2.8		3.3		4.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.0		2.3		2.6		3.1		4.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.2		2.5		2.8		3.3		4.6	ns
$d_{\text{TLH}}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^{3}$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.8		3.2		3.6		4.3		6.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.7		3.1		3.5		4.1		5.7	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		9.5		10.9		12.4		14.6		20.4	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.8		3.2		3.6		4.3		6.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.7		3.1		3.5		4.1		5.7	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

## Table 2-38 A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CCI} =$	= 4.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	-------------------------------	----------------------------------

		-3 Sj	peed*	-2 S	peed	–1 Speed		Std.	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	orks										.4
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.6		1.8		2.1		2.4		3.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HCKSW</sub>	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t <sub>HP</sub>	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f <sub>HMAX</sub>	Maximum Frequency		333		294		250		217		156	MHz
Routed Arr	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		3.0		3.5		4.9	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		3.0		3.4		3.9		4.6		6.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		3.9		5.5	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		3.2		3.6		4.1		4.8		6.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		1.9		2.2		2.5		3.0		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.9		2.2		2.5		3.0		4.1	ns
Quadrant A	Array Clock Networks											
t <sub>QCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.6	ns
t <sub>QCHKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.4		1.6		1.9		2.7	ns
t <sub>QCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.4		1.6		1.8		2.1		3.0	ns
t <sub>QCHKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.4		1.7		1.9		2.2		3.1	ns

*Note:* \*All –3 speed grades have been discontinued.



	2	08-Pin PQF	P		208-Pin PQFP						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function		
71	I/O	I/O	I/O	I/O	106	NC	I/O	I/O	I/O		
72	I/O	I/O	I/O	I/O	107	I/O	I/O	I/O	I/O		
73	NC	I/O	I/O	I/O	108	NC	I/O	I/O	I/O		
74	I/O	I/O	I/O	QCLKA	109	I/O	I/O	I/O	I/O		
75	NC	I/O	I/O	I/O	110	I/O	I/O	I/O	I/O		
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O	111	I/O	I/O	I/O	I/O		
77	GND	GND	GND	GND	112	I/O	I/O	I/O	I/O		
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	113	I/O	I/O	I/O	I/O		
79	GND	GND	GND	GND	114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
80	NC	NC	NC	NC	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
81	I/O	I/O	I/O	I/O	116	NC	I/O	I/O	GND		
82	HCLK	HCLK	HCLK	HCLK	117	I/O	I/O	I/O	V <sub>CCA</sub>		
83	I/O	I/O	I/O	V <sub>CCI</sub>	118	I/O	I/O	I/O	I/O		
84	I/O	I/O	I/O	QCLKB	119	NC	I/O	I/O	I/O		
85	NC	I/O	I/O	I/O	120	I/O	I/O	I/O	I/O		
86	I/O	I/O	I/O	I/O	121	I/O	I/O	I/O	I/O		
87	I/O	I/O	I/O	I/O	122	NC	I/O	I/O	I/O		
88	NC	I/O	I/O	I/O	123	I/O	I/O	I/O	I/O		
89	I/O	I/O	I/O	I/O	124	I/O	I/O	I/O	I/O		
90	I/O	I/O	I/O	I/O	125	NC	I/O	I/O	I/O		
91	NC	I/O	I/O	I/O	126	I/O	I/O	I/O	I/O		
92	I/O	I/O	I/O	I/O	127	I/O	I/O	I/O	I/O		
93	I/O	I/O	I/O	I/O	128	I/O	I/O	I/O	I/O		
94	NC	I/O	I/O	I/O	129	GND	GND	GND	GND		
95	I/O	I/O	I/O	I/O	130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
96	I/O	I/O	I/O	I/O	131	GND	GND	GND	GND		
97	NC	I/O	I/O	I/O	132	NC	NC	NC	I/O		
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	133	I/O	I/O	I/O	I/O		
99	I/O	I/O	I/O	I/O	134	I/O	I/O	I/O	I/O		
100	I/O	I/O	I/O	I/O	135	NC	I/O	I/O	I/O		
101	I/O	I/O	I/O	I/O	136	I/O	I/O	I/O	I/O		
102	I/O	I/O	I/O	I/O	137	I/O	I/O	I/O	I/O		
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O	138	NC	I/O	I/O	I/O		
104	I/O	I/O	I/O	I/O	139	I/O	I/O	I/O	I/O		
105	GND	GND	GND	GND	140	I/O	I/O	I/O	I/O		

329-Pi	n PBGA	329-Pi	in PBGA	329-Pi	n PBGA	329-Pin PBGA		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
D11	V <sub>CCA</sub>	H1	I/O	L14	GND	P12	GND	
D12	NC	H2	I/O	L20	NC	P13	GND	
D13	I/O	H3	I/O	L21	I/O	P14	GND	
D14	I/O	H4	I/O	L22	I/O	P20	I/O	
D15	I/O	H20	V <sub>CCA</sub>	L23	NC	P21	I/O	
D16	I/O	H21	I/O	M1	I/O	P22	I/O	
D17	I/O	H22	I/O	M2	I/O	P23	I/O	
D18	I/O	H23	I/O	M3	I/O	R1	I/O	
D19	I/O	J1	NC	M4	V <sub>CCA</sub>	R2	I/O	
D20	I/O	J2	I/O	M10	GND	R3	I/O	
D21	I/O	J3	I/O	M11	GND	R4	I/O	
D22	I/O	J4	I/O	M12	GND	R20	I/O	
D23	I/O	J20	I/O	M13	GND	R21	I/O	
E1	V <sub>CCI</sub>	J21	I/O	M14	GND	R22	I/O	
E2	I/O	J22	I/O	M20	V <sub>CCA</sub>	R23	I/O	
E3	I/O	J23	I/O	M21	I/O	T1	I/O	
E4	I/O	K1	I/O	M22	I/O	T2	I/O	
E20	I/O	К2	I/O	M23	V <sub>CCI</sub>	Т3	I/O	
E21	I/O	К3	I/O	N1	I/O	T4	I/O	
E22	I/O	К4	I/O	N2	TRST, I/O	T20	I/O	
E23	I/O	K10	GND	N3	I/O	T21	I/O	
F1	I/O	K11	GND	N4	I/O	T22	I/O	
F2	TMS	K12	GND	N10	GND	T23	I/O	
F3	I/O	K13	GND	N11	GND	U1	I/O	
F4	I/O	K14	GND	N12	GND	U2	I/O	
F20	I/O	K20	I/O	N13	GND	U3	V <sub>CCA</sub>	
F21	I/O	K21	I/O	N14	GND	U4	I/O	
F22	I/O	K22	I/O	N20	NC	U20	I/O	
F23	I/O	K23	I/O	N21	I/O	U21	V <sub>CCA</sub>	
G1	I/O	L1	I/O	N22	I/O	U22	I/O	
G2	I/O	L2	I/O	N23	I/O	U23	I/O	
G3	I/O	L3	I/O	P1	I/O	V1	V <sub>CCI</sub>	
G4	I/O	L4	NC	P2	I/O	V2	I/O	
G20	I/O	L10	GND	Р3	I/O	V3	I/O	
G21	I/O	L11	GND	P4	I/O	V4	I/O	
G22	I/O	L12	GND	P10	GND	V20	I/O	
G23	GND	L13	GND	P11	GND	V21	I/O	

## 144-Pin FBGA



Figure 3-6 • 144-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



256-Pin FBGA							
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function				
P15	I/O	I/O	I/O				
P16	I/O	I/O	I/O				
R1	I/O	I/O	I/O				
R2	GND	GND	GND				
R3	I/O	I/O	I/O				
R4	NC	I/O	I/O				
R5	I/O	I/O	I/O				
R6	I/O	I/O	I/O				
R7	I/O	I/O	I/O				
R8	I/O	I/O	I/O				
R9	HCLK	HCLK	HCLK				
R10	I/O	I/O	QCLKB				
R11	I/O	I/O	I/O				
R12	I/O	I/O	I/O				
R13	I/O	I/O	I/O				
R14	I/O	I/O	I/O				
R15	GND	GND	GND				
R16	GND	GND	GND				
T1	GND	GND	GND				
T2	I/O	I/O	I/O				
T3	I/O	I/O	I/O				
T4	NC	I/O	I/O				
T5	I/O	I/O	I/O				
T6	I/O	I/O	I/O				
T7	I/O	I/O	I/O				
Т8	I/O	I/O	I/O				
Т9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>				
T10	I/O	I/O	I/O				
T11	I/O	I/O	I/O				
T12	NC	I/O	I/O				
T13	I/O	I/O	I/O				
T14	I/O	I/O	I/O				
T15	TDO, I/O	TDO, I/O	TDO, I/O				
T16	GND	GND	GND				



	484-Pin FBG	A
Pin Number	A54SX32A Function	A54SX72A Function
T3	I/O	I/O
T4	I/O	I/O
T5	I/O	I/O
T10	GND	GND
T11	GND	GND
T12	GND	GND
T13	GND	GND
T14	GND	GND
T15	GND	GND
T16	GND	GND
T17	GND	GND
T22	I/O	I/O
T23	I/O	I/O
T24	I/O	I/O
T25	NC*	I/O
T26	NC*	I/O
U1	I/O	I/O
U2	V <sub>CCI</sub>	V <sub>CCI</sub>
U3	I/O	I/O
U4	I/O	I/O
U5	I/O	I/O
U10	GND	GND
U11	GND	GND
U12	GND	GND
U13	GND	GND
U14	GND	GND
U15	GND	GND
U16	GND	GND
U17	GND	GND
U22	I/O	I/O
U23	I/O	I/O
U24	I/O	I/O
U25	V <sub>CCI</sub>	V <sub>CCI</sub>
U26	I/O	I/O
V1	NC*	I/O

484-Pin FBGA							
Pin Number	A54SX32A Function	A54SX72A Function					
V2	NC*	I/O					
V3	I/O	I/O					
V4	I/O	I/O					
V5	I/O	I/O					
V22	V <sub>CCA</sub>	V <sub>CCA</sub>					
V23	I/O	I/O					
V24	I/O	I/O					
V25	NC*	I/O					
V26	NC*	I/O					
W1	I/O	I/O					
W2	I/O	I/O					
W3	I/O	I/O					
W4	I/O	I/O					
W5	I/O	I/O					
W22	I/O	I/O					
W23	V <sub>CCA</sub>	V <sub>CCA</sub>					
W24	I/O	I/O					
W25	NC*	I/O					
W26	NC*	I/O					
Y1	NC*	I/O					
Y2	NC*	I/O					
Y3	I/O	I/O					
Y4	I/O	I/O					
Y5	NC*	I/O					
Y22	I/O	I/O					
Y23	I/O	I/O					
Y24	V <sub>CCI</sub>	V <sub>CCI</sub>					
Y25	I/O	I/O					
Y26	I/O	I/O					

*Note:* \*These pins must be left floating on the A54SX32A device.