

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	180
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a54sx16a-1fg256m">https://www.e-xfl.com/product-detail/microsemi/a54sx16a-1fg256m</a>

## Logic Module Design

The SX-A family architecture is described as a “sea-of-modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

## Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

# Detailed Specifications

## Operating Conditions

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
$V_{CCI}$	DC Supply Voltage for I/Os	-0.3 to +6.0	V
$V_{CCA}$	DC Supply Voltage for Arrays	-0.3 to +3.0	V
$V_I$	Input Voltage	-0.5 to +5.75	V
$V_O$	Output Voltage	-0.5 to + $V_{CCI}$ + 0.5	V
$T_{STG}$	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	°C
2.5 V Power Supply Range ( $V_{CCA}$ and $V_{CCI}$ )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range ( $V_{CCI}$ )	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range ( $V_{CCI}$ )	4.75 to 5.25	4.75 to 5.25	V

## Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with  $V_{CCA} = 2.5$  V

Product	$V_{CCI} = 2.5$ V	$V_{CCI} = 3.3$ V	$V_{CCI} = 5$ V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

Table 2-4 • Supply Voltages

$V_{CCA}$	$V_{CCI}^*$	Maximum Input Tolerance	Maximum Output Drive
2.5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

**Note:** \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

## Thermal Characteristics

### Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JC} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

$\theta_{JA}$  = Junction-to-air thermal resistance

$\theta_{JC}$  = Junction-to-case thermal resistance

$T_J$  = Junction temperature

$T_A$  = Ambient temperature

$T_C$  = Case temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	$\theta_{JC}$	$\theta_{JA}$			Units
			Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

**Notes:**

1. The A54SX08A PQ208 has no heat spreader.
2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

Table 2-14 • A54SX08A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.1	1.5	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL	0.5	0.6	0.7	0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL	0.8	0.9	1.1	1.5	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>						
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.5	0.5	0.6	0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.6	0.7	0.8	1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.8	0.9	1	1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.4	1.5	1.8	2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay	2	2.2	2.6	3.6	ns

**Notes:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-18 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>2.5 V LVCMOS Output Module Timing<sup>1,2</sup></b>										
$t_{DLH}$	Data-to-Pad Low to High	3.9	4.4	5.2	7.2	ns				
$t_{DHL}$	Data-to-Pad High to Low	3.0	3.4	3.9	5.5	ns				
$t_{DHLS}$	Data-to-Pad High to Low—low slew	13.3	15.1	17.7	24.8	ns				
$t_{ENZL}$	Enable-to-Pad, Z to L	2.8	3.2	3.7	5.2	ns				
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	13.7	15.5	18.2	25.5	ns				
$t_{ENZH}$	Enable-to-Pad, Z to H	3.9	4.4	5.2	7.2	ns				
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.3	4.7	ns				
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.0	3.4	3.9	5.5	ns				
$d_{TLH}^3$	Delta Low to High	0.037	0.043	0.051	0.071	ns/pF				
$d_{THL}^3$	Delta High to Low	0.017	0.023	0.023	0.037	ns/pF				
$d_{THLS}^3$	Delta High to Low—low slew	0.06	0.071	0.086	0.117	ns/pF				

**Note:**

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-22 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.2	1.5	2.2	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{HCKSW}$	Maximum Skew	0.3	0.3	0.4	0.4	0.7	ns
$t_{HP}$	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
$f_{HMAX}$	Maximum Frequency	357	294	263	227	167	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.6	2.2	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-27 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.2	2.5	2.8	3.3	4.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.7	7.7	8.7	10.2	14.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>C-Cell Propagation Delays<sup>2</sup></b>										
$t_{PD}$	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns			
<b>Predicted Routing Delays<sup>3</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	ns		
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.6	ns		
$t_{RD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.6	ns		
$t_{RD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.8	ns		
$t_{RD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	1.1	ns		
$t_{RD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.4	ns		
$t_{RD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	2.5	ns		
$t_{RD12}$	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	2.6	3.6	ns		
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns			
$t_{CLR}$	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns			
$t_{PRESET}$	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns			
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns			
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns			
$t_{WASYN}$	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns			
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns			
$t_{HASYN}$	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns			
$t_{MPW}$	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns			
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns			
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns			
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns			
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns			
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns			
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns			

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-29 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.0	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-33 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-34 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.1	2.4	2.8	3.2	4.5	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.1	2.4	2.8	3.2	4.5	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	1.9	2.2	2.5	2.9	4.1	ns
$t_{DHL}$	Data-to-Pad High to Low	2.5	2.9	3.3	3.9	5.4	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.6	7.6	8.6	10.1	14.2	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-40 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.3	2.7	3.0	3.6	5.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.5	2.9	3.2	3.8	5.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.3	2.7	3.0	3.6	5.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.2	3.8	5.3	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	3.2	3.7	4.2	5.0	6.9	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.7	4.2	4.9	6.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	10.3	11.9	13.5	15.8	22.2	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.2	3.7	4.2	5.0	6.9	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.7	4.2	4.9	6.9	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  


$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
71	I/O	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O
73	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA
75	NC	I/O	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND	GND
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
79	GND	GND	GND	GND
80	NC	NC	NC	NC
81	I/O	I/O	I/O	I/O
82	HCLK	HCLK	HCLK	HCLK
83	I/O	I/O	I/O	V <sub>CCI</sub>
84	I/O	I/O	I/O	QCLKB
85	NC	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O
88	NC	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O
91	NC	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O
95	I/O	I/O	I/O	I/O
96	I/O	I/O	I/O	I/O
97	NC	I/O	I/O	I/O
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
99	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	I/O	I/O	I/O
105	GND	GND	GND	GND

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
106	NC	I/O	I/O	I/O
107	I/O	I/O	I/O	I/O
108	NC	I/O	I/O	I/O
109	I/O	I/O	I/O	I/O
110	I/O	I/O	I/O	I/O
111	I/O	I/O	I/O	I/O
112	I/O	I/O	I/O	I/O
113	I/O	I/O	I/O	I/O
114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
116	NC	I/O	I/O	GND
117	I/O	I/O	I/O	V <sub>CCA</sub>
118	I/O	I/O	I/O	I/O
119	NC	I/O	I/O	I/O
120	I/O	I/O	I/O	I/O
121	I/O	I/O	I/O	I/O
122	NC	I/O	I/O	I/O
123	I/O	I/O	I/O	I/O
124	I/O	I/O	I/O	I/O
125	NC	I/O	I/O	I/O
126	I/O	I/O	I/O	I/O
127	I/O	I/O	I/O	I/O
128	I/O	I/O	I/O	I/O
129	GND	GND	GND	GND
130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
131	GND	GND	GND	GND
132	NC	NC	NC	I/O
133	I/O	I/O	I/O	I/O
134	I/O	I/O	I/O	I/O
135	NC	I/O	I/O	I/O
136	I/O	I/O	I/O	I/O
137	I/O	I/O	I/O	I/O
138	NC	I/O	I/O	I/O
139	I/O	I/O	I/O	I/O
140	I/O	I/O	I/O	I/O

## 144-Pin TQFP

---



---

Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
D11	V <sub>CCA</sub>
D12	NC
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V <sub>CCI</sub>
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V <sub>CCA</sub>
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	NC
L10	GND
L11	GND
L12	GND
L13	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
L14	GND
L20	NC
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V <sub>CCA</sub>
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V <sub>CCA</sub>
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	TRST, I/O
N3	I/O
N4	I/O
N10	GND
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V <sub>CCA</sub>
U4	I/O
U20	I/O
U21	V <sub>CCA</sub>
U22	I/O
U23	I/O
V1	V <sub>CCI</sub>
V2	I/O
V3	I/O
V4	I/O
V20	I/O
V21	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
V22	I/O
V23	I/O
W1	I/O
W2	I/O
W3	I/O
W4	I/O
W20	I/O
W21	I/O
W22	I/O
W23	NC
Y1	NC
Y2	I/O
Y3	I/O
Y4	GND
Y5	I/O
Y6	I/O
Y7	I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O
Y12	V <sub>CCA</sub>
Y13	NC
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
K5	I/O	I/O	I/O
K6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
K7	GND	GND	GND
K8	GND	GND	GND
K9	GND	GND	GND
K10	GND	GND	GND
K11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
K12	I/O	I/O	I/O
K13	I/O	I/O	I/O
K14	I/O	I/O	I/O
K15	NC	I/O	I/O
K16	I/O	I/O	I/O
L1	I/O	I/O	I/O
L2	I/O	I/O	I/O
L3	I/O	I/O	I/O
L4	I/O	I/O	I/O
L5	I/O	I/O	I/O
L6	I/O	I/O	I/O
L7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L11	I/O	I/O	I/O
L12	I/O	I/O	I/O
L13	I/O	I/O	I/O
L14	I/O	I/O	I/O
L15	I/O	I/O	I/O
L16	NC	I/O	I/O
M1	I/O	I/O	I/O
M2	I/O	I/O	I/O
M3	I/O	I/O	I/O
M4	I/O	I/O	I/O
M5	I/O	I/O	I/O
M6	I/O	I/O	I/O
M7	I/O	I/O	QCLKA
M8	PRB, I/O	PRB, I/O	PRB, I/O
M9	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
M10	I/O	I/O	I/O
M11	I/O	I/O	I/O
M12	NC	I/O	I/O
M13	I/O	I/O	I/O
M14	NC	I/O	I/O
M15	I/O	I/O	I/O
M16	I/O	I/O	I/O
N1	I/O	I/O	I/O
N2	I/O	I/O	I/O
N3	I/O	I/O	I/O
N4	I/O	I/O	I/O
N5	I/O	I/O	I/O
N6	I/O	I/O	I/O
N7	I/O	I/O	I/O
N8	I/O	I/O	I/O
N9	I/O	I/O	I/O
N10	I/O	I/O	I/O
N11	I/O	I/O	I/O
N12	I/O	I/O	I/O
N13	I/O	I/O	I/O
N14	I/O	I/O	I/O
N15	I/O	I/O	I/O
N16	I/O	I/O	I/O
P1	I/O	I/O	I/O
P2	GND	GND	GND
P3	I/O	I/O	I/O
P4	I/O	I/O	I/O
P5	NC	I/O	I/O
P6	I/O	I/O	I/O
P7	I/O	I/O	I/O
P8	I/O	I/O	I/O
P9	I/O	I/O	I/O
P10	NC	I/O	I/O
P11	I/O	I/O	I/O
P12	I/O	I/O	I/O
P13	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
P14	I/O	I/O	I/O

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

<b>Previous Version</b>	<b>Changes in Current Version (v5.3)</b>	<b>Page</b>
v5.2 (June 2006)	–3 speed grades have been discontinued. The "SX-A Timing Model" was updated with –2 data.	N/A 2-14
v5.1 February 2005	RoHS information was added to the "Ordering Information". The "Programming" section was updated.	ii 1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. The "Thermal Characteristics" section was updated. The "176-Pin TQFP" was updated to add pins 81 to 90. The "484-Pin FBGA" was updated to add pins R4 to Y26	i 2-11 3-11 3-26
v4.0	The "Temperature Grade Offering" is new. The "Speed Grade and Temperature Grade Matrix" is new. "SX-A Family Architecture" was updated. "Clock Resources" was updated. "User Security" was updated. "Power-Up/Down and Hot Swapping" was updated. "Dedicated Mode" is new Table 1-5 is new. "JTAG Instructions" is new "Design Considerations" was updated. The "Programming" section is new. "Design Environment" was updated. "Pin Description" was updated. Table 2-1 was updated. Table 2-2 was updated. Table 2-3 is new. Table 2-4 is new. Table 2-5 was updated. Table 2-6 was updated. "Power Dissipation" is new. Table 2-11 was updated.	1-iii 1-iii 1-1 1-5 1-7 1-7 1-9 1-9 1-10 1-12 1-13 1-13 1-15 2-1 2-1 2-1 2-1 2-2 2-2 2-8 2-9

<b>Previous Version</b>	<b>Changes in Current Version (v5.3)</b>	<b>Page</b>
v4.0 (continued)	Table 2-12 was updated.	2-11
	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The "Clock Resources" section was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23