

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	111
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16a-1fgg144m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Other Architectural Features

## **Technology**

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22  $\mu$ / 0.25  $\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25  $\Omega$  with capacitance of 1.0 fF for low signal impedance.

#### **Performance**

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

## **User Security**

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

#### I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, Actel eX, SX-A, and RTSX-S I/Os.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{\rm CCI}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and  $V_{\rm CCI}$  is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input. Each I/O module has an available power-up resistor of

approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

v5.3 1-7



## **Design Environment**

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify<sup>®</sup> for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

# **Programming**

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.


v5.3 1-13

Table 2-8 • AC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V <sub>OUT</sub> - 1.4)/0.024)	-	mA
		3.1 < V <sub>OUT</sub> < V <sub>CCI</sub> <sup>1, 3</sup>	-	EQ 2-1 on page 2-5	-
	(Test Point)	$V_{OUT} = 3.1^{-3}$	-	-142	mA
I <sub>OL(AC)</sub>	Switching Current Low	V <sub>OUT</sub> ≥ 2.2 <sup>1</sup>	95	-	mA
		$2.2 > V_{OUT} > 0.55$ <sup>1</sup>	(V <sub>OUT</sub> /0.023)	-	mA
		$0.71 > V_{OUT} > 0^{-1, 3}$	-	EQ 2-2 on page 2-5	_
	(Test Point)	$V_{OUT} = 0.71^{-3}$	-	206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015	-	mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

#### Notes:

- 1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.




2-4 v5.3

Table 2-10 • AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	0 < V <sub>OUT</sub> ≤ 0.3V <sub>CCI</sub> <sup>1</sup>	−12V <sub>CCI</sub>	-	mA
		$0.3V_{CCI} \le V_{OUT} < 0.9V_{CCI}^{1}$	(–17.1(V <sub>CCI</sub> – V <sub>OUT</sub> ))	-	mA
		$0.7V_{CCI} < V_{OUT} < V_{CCI}^{1, 2}$	-	EQ 2-3 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.7V_{CC}^2$	-	−32V <sub>CCI</sub>	mA
I <sub>OL(AC)</sub>	Switching Current Low	$V_{CCI} > V_{OUT} \ge 0.6 V_{CCI}^{1}$	16V <sub>CCI</sub>	-	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}^{1}$	(26.7V <sub>OUT</sub> )	-	mA
		$0.18V_{CCI} > V_{OUT} > 0^{-1, 2}$	-	EQ 2-4 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.18V_{CC}^{2}$	-	38V <sub>CCI</sub>	mA
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	−25 + (V <sub>IN</sub> + 1)/0.015	-	mA
I <sub>CH</sub>	High Clamp Current	$V_{CCI} + 4 > V_{IN} \ge V_{CCI} + 1$	25 + (V <sub>IN</sub> – V <sub>CCI</sub> – 1)/0.015	_	mA
slew <sub>R</sub>	Output Rise Slew Rate	0.2V <sub>CCI</sub> - 0.6V <sub>CCI</sub> load <sup>3</sup>	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	0.6V <sub>CCI</sub> - 0.2V <sub>CCI</sub> load <sup>3</sup>	1	4	V/ns

#### Notes:

- 1. Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



2-6 v5.3

#### Where:

C<sub>EQCM</sub> = Equivalent capacitance of combinatorial modules (C-cells) in pF

C<sub>FOSM</sub> = Equivalent capacitance of sequential modules (R-Cells) in pF

 $C_{EOI}$  = Equivalent capacitance of input buffers in pF

C<sub>EOO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EOCR</sub> = Equivalent capacitance of CLKA/B in pF

 $C_{EQHV}$  = Variable capacitance of HCLK in pF

 $C_{EOHF}$  = Fixed capacitance of HCLK in pF

C<sub>L</sub> = Output lead capacitance in pF

 $f_m$  = Average logic module switching rate in MHz

 $f_n$  = Average input buffer switching rate in MHz

 $f_p$  = Average output buffer switching rate in MHz

 $f_{q1}$  = Average CLKA rate in MHz

 $f_{q2}$  = Average CLKB rate in MHz

 $f_{s1}$  = Average HCLK rate in MHz

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at fp

 $q_1$  = Number of clock loads on CLKA

 $q_2$  = Number of clock loads on CLKB

 $r_1$  = Fixed capacitance due to CLKA

 $r_2$  = Fixed capacitance due to CLKB

 $s_{1}$  = Number of clock loads on HCLK

x = Number of I/Os at logic low

y = Number of I/Os at logic high

#### Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C <sub>EQCM</sub> )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C <sub>EQCM</sub> )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C <sub>EQI</sub> )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C <sub>EQO</sub> )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C <sub>EQCR</sub> )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C <sub>EQHV</sub> )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C <sub>EQHF</sub> )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r <sub>1</sub> )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

# **Output Buffer Delays**




Figure 2-4 • Output Buffer Delays

# **AC Test Loads**




Figure 2-5 • AC Test Loads

Table 2-14 • A54SX08A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 Sp	peed	-1 S	peed	Std. S	Speed	−F S <sub>l</sub>	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modul	e Predicted Routing Delays <sup>2</sup>							•		
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		8.0	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.6		0.7		8.0		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

#### Notes:

- 1. For dual-module macros, use  $t_{PD}+t_{RD1}+t_{PDn}$ ,  $t_{RCO}+t_{RD1}+t_{PDn}$ , or  $t_{PD1}+t_{RD1}+t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.



Table 2-16 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Networks	•								
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.3		1.5		1.7		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.1		1.3		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.5		0.5		8.0	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		8.0		0.9		1.1		1.5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		1.9	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.2		1.3		1.6		2.2	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.8		0.9		1.1		1.5	ns

Table 2-18 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 2.3 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMO	S Output Module Timing <sup>1,2</sup>	•								
t <sub>DLH</sub>	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
$d_{TLH}^3$	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

#### Note:

- 1. Delays based on 35 pF loading.
- 2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate  $[V/ns] = (0.1*V_{CCI} 0.9*V_{CCI})' (C_{load} * d_{T[LH|HL|HLS]})'$  where  $C_{load}$  is the load capacitance driven by the I/O in pF  $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-19 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
3.3 V PCI Ou	tput Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High		2.2		2.4		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.3		2.6		3.1		4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.2		2.4		2.9		4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.3		2.6		3.1		4.3	ns
$d_{TLH}^2$	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^2$	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL (	Output Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High		3.0		3.4		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		10.4		11.8		13.8		19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3		3.4		4		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3		3.3		3.9		5.5	ns
$d_{TLH}^2$	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^2$	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
$d_{THLS}^{2}$	Delta High to Low—low slew		0.053		0.067		0.073		0.107	ns/pF

#### Notes:

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

2-24 v5.3

<sup>1.</sup> Delays based on 10 pF loading and 25  $\Omega$  resistance.

<sup>2.</sup> To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} - 0.9*V_{CCI})'$  ( $C_{load}*d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

Table 2-21 • A54SX16A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	oeed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S <sub>l</sub>	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Мах.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		8.0		0.9		1.0		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		0.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-37 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 S <sub>l</sub>	eed*	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Netwo	rks						1		1		
<sup>t</sup> нскн	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
<sup>t</sup> HCKL	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HCKSW</sub>	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t <sub>HP</sub>	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f <sub>HMAX</sub>	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
<sup>t</sup> rckh	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t <sub>QCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
<sup>t</sup> QCHKL	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t <sub>QCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
<sup>t</sup> QCHKL	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

**Note:** \*All –3 speed grades have been discontinued.

2-46 v5.3

208-Pin PQFP											
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function							
1	GND	GND	GND	GND							
2	TDI, I/O	TDI, I/O	TDI, I/O	TDI, I/O							
3	I/O	I/O	I/O	I/O							
4	NC	I/O	I/O	I/O							
5	I/O	I/O	I/O	I/O							
6	NC	I/O	I/O	I/O							
7	I/O	I/O	I/O	I/O							
8	I/O	I/O	I/O	I/O							
9	I/O	I/O	I/O	I/O							
10	I/O	I/O	I/O	I/O							
11	TMS	TMS	TMS	TMS							
12	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>							
13	I/O	I/O	I/O	I/O							
14	NC	I/O	I/O	I/O							
15	I/O	I/O	I/O	I/O							
16	I/O	I/O	I/O	I/O							
17	NC	I/O	I/O	I/O							
18	I/O	I/O	I/O	GND							
19	I/O	I/O	I/O	V <sub>CCA</sub>							
20	NC	I/O	I/O	I/O							
21	I/O	I/O	I/O	I/O							
22	I/O	I/O	I/O	I/O							
23	NC	I/O	I/O	I/O							
24	I/O	I/O	I/O	I/O							
25	NC	NC	NC	I/O							
26	GND	GND	GND	GND							
27	$V_{CCA}$	V <sub>CCA</sub>	$V_{CCA}$	$V_{CCA}$							
28	GND	GND	GND	GND							
29	I/O	I/O	I/O	I/O							
30	TRST, I/O	TRST, I/O	TRST, I/O	TRST, I/O							
31	NC	I/O	I/O	I/O							
32	I/O	I/O	I/O	I/O							
33	I/O	I/O	I/O	I/O							
34	I/O	I/O	I/O	I/O							
35	NC	I/O	I/O	I/O							

208-Pin PQFP											
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function							
36	I/O	I/O	I/O	I/O							
37	I/O	I/O	I/O	I/O							
38	I/O	I/O	I/O	I/O							
39	NC	I/O	I/O	I/O							
40	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>							
41	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$							
42	I/O	I/O	I/O	I/O							
43	I/O	I/O	I/O	I/O							
44	I/O	I/O	I/O	I/O							
45	I/O	I/O	I/O	I/O							
46	I/O	I/O	I/O	I/O							
47	I/O	I/O	I/O	I/O							
48	NC	I/O	I/O	I/O							
49	I/O	I/O	I/O	I/O							
50	NC	I/O	I/O	I/O							
51	1/0	I/O	I/O	I/O							
52	GND	GND	GND	GND							
53	I/O	I/O	I/O	I/O							
54	I/O	I/O	I/O	I/O							
55	I/O	I/O	I/O	I/O							
56	I/O	I/O	I/O	I/O							
57	I/O	I/O	I/O	I/O							
58	I/O	I/O	I/O	I/O							
59	I/O	I/O	I/O	I/O							
60	V <sub>CCI</sub>	V <sub>CCI</sub>	$V_{CCI}$	V <sub>CCI</sub>							
61	NC	I/O	I/O	I/O							
62	I/O	I/O	I/O	I/O							
63	I/O	I/O	I/O	I/O							
64	NC	I/O	I/O	I/O							
65	I/O	I/O	NC	I/O							
66	I/O	I/O	I/O	I/O							
67	NC	I/O	I/O	I/O							
68	I/O	I/O	I/O	I/O							
69	I/O	I/O	I/O	I/O							
70	NC	I/O	1/0	I/O							

3-2 v5.3

# 176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

v5.3 3-11

# 329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

#### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-14 v5.3

# 144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

#### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-18 v5.3



256-Pin FBGA							
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function				
P15	I/O	I/O	I/O				
P16	I/O	I/O	I/O				
R1	I/O	I/O	I/O				
R2	GND	GND	GND				
R3	1/0	I/O	I/O				
R4	NC	I/O	I/O				
R5	I/O	I/O	1/0				
R6	I/O	I/O	1/0				
R7	1/0	1/0	1/0				
R8	I/O	I/O	1/0				
R9	HCLK	HCLK	HCLK				
R10	I/O	I/O	QCLKB				
R11	I/O	I/O	1/0				
R12	I/O	I/O	I/O				
R13	1/0	1/0	I/O				
R14	I/O	I/O	I/O				
R15	GND	GND	GND				
R16	GND	GND	GND				
T1	GND	GND	GND				
T2	I/O	I/O	I/O				
T3	I/O	I/O	1/0				
T4	NC	I/O	I/O				
T5	I/O	I/O	I/O				
T6	I/O	I/O	I/O				
T7	I/O	I/O	1/0				
T8	I/O	I/O	1/0				
T9	V <sub>CCA</sub>	$V_{CCA}$	$V_{CCA}$				
T10	I/O	I/O	1/0				
T11	I/O	I/O	I/O				
T12	NC	I/O	I/O				
T13	I/O	I/O	I/O				
T14	I/O	I/O	I/O				
T15	TDO, I/O	TDO, I/O	TDO, I/O				
T16	GND	GND	GND				

v5.3 3-25

# 484-Pin FBGA

_	1	2	3 4	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	242	252	6
A B C D E F G H J K L M N P R T U V W Y	0000000000000000000	00000000000000000000	000000000000000000000000000000000000000		0000000000000000000	0000	0000	0000	00000	00000 0000000	00000 0000000	00000 0000000	0000	00000 0000000	00000 0000000	00000 0000000	00000 0000000	0000	0000	0000	00000	00000000000000000000	00000000000000000000	000000000000000000		
U V	000	000	00	0	000																	000	000	000	000	
AA AB AC AD AE AF	0000	0000	000	000	0000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	0000	0000	0000		

Figure 3-8 • 484-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-26 v5.3



484-Pin FBGA							
Pin Number	A54SX32A Function	A54SX72A Function					
T3	I/O	I/O					
T4	I/O	I/O					
T5	I/O	I/O					
T10	GND	GND					
T11	GND	GND					
T12	GND	GND					
T13	GND	GND					
T14	GND	GND					
T15	GND	GND					
T16	GND	GND					
T17	GND	GND					
T22	1/0	I/O					
T23	I/O	I/O					
T24	I/O	I/O					
T25	NC*	I/O					
T26	NC*	I/O					
U1	I/O	I/O					
U2	V <sub>CCI</sub>	V <sub>CCI</sub>					
U3	I/O	I/O					
U4	I/O	I/O					
U5	I/O	I/O					
U10	GND	GND					
U11	GND	GND					
U12	GND	GND					
U13	GND	GND					
U14	GND	GND					
U15	GND	GND					
U16	GND	GND					
U17	GND	GND					
U22	I/O	I/O					
U23	I/O	I/O					
U24	I/O	I/O					
U25	V <sub>CCI</sub>	V <sub>CCI</sub>					
U26	I/O	I/O					
V1	NC*	I/O					

484-Pin FBGA						
Pin Number	A54SX32A Function	A54SX72A Function				
V2	NC*	I/O				
V3	1/0	I/O				
V4	1/0	I/O				
V5	1/0	I/O				
V22	$V_{CCA}$	$V_{CCA}$				
V23	1/0	1/0				
V24	1/0	I/O				
V25	NC*	I/O				
V26	NC*	I/O				
W1	I/O	I/O				
W2	I/O	I/O				
W3	I/O	1/0				
W4	I/O	1/0				
W5	I/O	1/0				
W22	I/O	1/0				
W23	$V_{CCA}$	$V_{CCA}$				
W24	I/O	1/0				
W25	NC*	1/0				
W26	NC*	1/0				
Y1	NC*	I/O				
Y2	NC*	I/O				
Y3	I/O	1/0				
Y4	I/O	1/0				
Y5	NC*	1/0				
Y22	I/O	1/0				
Y23	I/O	1/0				
Y24	V <sub>CCI</sub>	V <sub>CCI</sub>				
Y25	I/O	I/O				
Y26	1/0	I/O				

**Note:** \*These pins must be left floating on the A54SX32A device.

v5.3 3-31



# **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

#### **Advanced**

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

# **Unmarked (production)**

This datasheet version contains information that is considered to be final.

# **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

# International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

v5.3 4-3