



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	175
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-1pq208m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description


Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22 μm / 0.25 μm CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

v5.3 1-1

Logic Module Design

The SX-A family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

1-2 v5.3




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v5.3



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

v5.3 1-13

PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		2.25	2.75	V
V_{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V_{IH}	Input High Voltage		2.0	5.75	V
V_{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ¹	$V_{IN} = 2.7$	-	70	μΑ
I _{IL}	Input Low Leakage Current ¹	$V_{IN} = 0.5$	-	-70	μΑ
V _{OH}	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4	_	V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA	-	0.55	V
C _{IN}	Input Pin Capacitance ³		_	10	рF
C _{CLK}	CLK Pin Capacitance		5	12	рF

Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).



Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.




Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

$$I_{OH} = (98.0 / V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4 V_{CCI})$$

$$I_{OL} = (256 / V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$$

$$for 0.7 V_{CCI} < V_{OUT} < V_{CCI}$$

$$for 0V < V_{OUT} < 0.18 V_{CCI}$$

EQ 2-3 EQ 2-4

Where:

C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF

C_{FOSM} = Equivalent capacitance of sequential modules (R-Cells) in pF

 C_{EOI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

C_{EOCR} = Equivalent capacitance of CLKA/B in pF

 C_{EQHV} = Variable capacitance of HCLK in pF

 C_{EOHF} = Fixed capacitance of HCLK in pF

C_L = Output lead capacitance in pF

 f_m = Average logic module switching rate in MHz

 f_n = Average input buffer switching rate in MHz

 f_p = Average output buffer switching rate in MHz

 f_{q1} = Average CLKA rate in MHz

 f_{q2} = Average CLKB rate in MHz

 f_{s1} = Average HCLK rate in MHz

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at fp

 q_1 = Number of clock loads on CLKA

 q_2 = Number of clock loads on CLKB

 r_1 = Fixed capacitance due to CLKA

 r_2 = Fixed capacitance due to CLKB

 s_{1} = Number of clock loads on HCLK

x = Number of I/Os at logic low

y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C _{EQCM})	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C _{EQCM})	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C _{EQI})	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C _{EQO})	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C _{EQCR})	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C _{EQHV})	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C _{EQHF})	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r ₁)	35.00 pF	50.00 pF	90.00 pF	310.00 pF



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}\text{C/W} - 3.20^{\circ}\text{C/W} - 0.37^{\circ}\text{C/W}$$

$$\theta_{SA} = 9.76$$
°C/W

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

Output Buffer Delays




Figure 2-4 • Output Buffer Delays

AC Test Loads




Figure 2-5 • AC Test Loads

Table 2-20 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 4.75 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
5 V PCI Outp	V PCI Output Module Timing ¹									•
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d _{TLH} ²	Delta Low to High		0.016		0.02		0.022		0.032	ns/pF
d _{THL} ²	Delta High to Low		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Outp	out Module Timing ³									
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		7.6		8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d_{TLH}	Delta Low to High		0.017		0.017		0.023		0.031	ns/pF
d _{THL}	Delta High to Low		0.029		0.031		0.037		0.051	ns/pF
d _{THLS}	Delta High to Low—low slew		0.046		0.057		0.066		0.089	ns/pF

Notes:

- 1. Delays based on 50 pF loading.
- 2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

SX-A Family FPGAs

Table 2-21 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Units
C-Cell Propagation Delays ²												
t _{PD}	Internal Array Module		0.9		1.0		1.2		1.4		1.9	ns
Predicted Ro	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		8.0	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		8.0		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns
R-Cell Timin	g			•				•				•
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		8.0		1.0		1.4	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.6		1.9		2.7		ns
t _{RECASYN}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.4		1.7		1.9		2.2		3.0		ns
Input Modu	le Propagation Delays											
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.5		0.6		0.7		0.8		1.1	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		8.0		0.9		1.0		1.1		1.6	ns
t_INYH	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t_INYL	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		8.0		1.0		1.4	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		0.9		1.1		1.2		1.4		2.0	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-26 v5.3

Table 2-28 • A54SX32A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. 9	peed	−F S _I	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays ³											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.



	208-Pin PQFP						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function			
71	I/O	I/O	I/O	I/O			
72	I/O	I/O	I/O	I/O			
73	NC	I/O	I/O	I/O			
74	I/O	I/O	I/O	QCLKA			
75	NC	I/O	I/O	I/O			
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O			
77	GND	GND	GND	GND			
78	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}			
79	GND	GND	GND	GND			
80	NC	NC	NC	NC			
81	I/O	I/O	I/O	I/O			
82	HCLK	HCLK	HCLK	HCLK			
83	I/O	I/O	I/O	V_{CCI}			
84	I/O	I/O	I/O	QCLKB			
85	NC	I/O	I/O	I/O			
86	I/O	I/O	I/O	I/O			
87	I/O	I/O	I/O	I/O			
88	NC	I/O	I/O	I/O			
89	I/O	I/O	I/O	I/O			
90	I/O	I/O	I/O	I/O			
91	NC	I/O	I/O	I/O			
92	I/O	I/O	I/O	I/O			
93	I/O	I/O	I/O	I/O			
94	NC	I/O	I/O	I/O			
95	I/O	I/O	I/O	I/O			
96	I/O	I/O	I/O	I/O			
97	NC	I/O	I/O	I/O			
98	V_{CCI}	V_{CCI}	V_{CCI}	V_{CCI}			
99	I/O	I/O	I/O	I/O			
100	I/O	I/O	I/O	I/O			
101	I/O	I/O	I/O	I/O			
102	I/O	I/O	I/O	I/O			
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O			
104	I/O	1/0	I/O	I/O			
105	GND	GND	GND	GND			

208-Pin PQFP						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function		
106	NC	I/O	I/O	I/O		
107	I/O	I/O	I/O	I/O		
108	NC	I/O	I/O	I/O		
109	I/O	I/O	I/O	I/O		
110	I/O	I/O	I/O	I/O		
111	I/O	I/O	I/O	I/O		
112	I/O	I/O	I/O	I/O		
113	I/O	I/O	I/O	I/O		
114	V_{CCA}	V_{CCA}	V_{CCA}	V _{CCA}		
115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}		
116	NC	I/O	I/O	GND		
117	I/O	I/O	I/O	V _{CCA}		
118	I/O	I/O	I/O	I/O		
119	NC	I/O	I/O	I/O		
120	I/O	I/O	I/O	I/O		
121	I/O	I/O	I/O	I/O		
122	NC	I/O	I/O	I/O		
123	I/O	I/O	I/O	I/O		
124	I/O	I/O	I/O	I/O		
125	NC	I/O	I/O	I/O		
126	I/O	I/O	I/O	I/O		
127	I/O	I/O	I/O	I/O		
128	I/O	I/O	I/O	I/O		
129	GND	GND	GND	GND		
130	V_{CCA}	V_{CCA}	V_{CCA}	V _{CCA}		
131	GND	GND	GND	GND		
132	NC	NC	NC	I/O		
133	I/O	I/O	I/O	I/O		
134	I/O	I/O	I/O	I/O		
135	NC	I/O	I/O	I/O		
136	1/0	I/O	I/O	I/O		
137	I/O	I/O	I/O	I/O		
138	NC	1/0	1/0	I/O		
139	I/O	1/0	I/O	I/O		
140	I/O	I/O	I/O	I/O		

v5.3 3-3

SX-A Family FPGAs

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-18 v5.3



144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
A1	I/O	1/0	I/O		
A2	I/O	I/O	I/O		
АЗ	I/O	1/0	I/O		
A4	I/O	I/O	I/O		
A5	V _{CCA}	V_{CCA}	V_{CCA}		
A6	GND	GND	GND		
A7	CLKA	CLKA	CLKA		
A8	I/O	1/0	I/O		
A9	I/O	1/0	I/O		
A10	I/O	1/0	I/O		
A11	I/O	1/0	I/O		
A12	I/O	1/0	I/O		
B1	I/O	1/0	I/O		
B2	GND	GND	GND		
В3	I/O	1/0	I/O		
B4	I/O	1/0	I/O		
B5	I/O	1/0	I/O		
В6	I/O	1/0	I/O		
В7	CLKB	CLKB	CLKB		
B8	I/O	1/0	I/O		
В9	I/O	1/0	I/O		
B10	I/O	1/0	I/O		
B11	GND	GND	GND		
B12	I/O	1/0	I/O		
C1	I/O	1/0	I/O		
C2	I/O	1/0	I/O		
C3	TCK, I/O	TCK, I/O	TCK, I/O		
C4	I/O	1/0	I/O		
C5	I/O	1/0	1/0		
C6	PRA, I/O	PRA, I/O	PRA, I/O		
C7	I/O	1/0	1/0		
C8	I/O	1/0	1/0		
С9	I/O	I/O	I/O		
C10	I/O	I/O	I/O		
C11	I/O	1/0	I/O		
C12	I/O	I/O	I/O		

	144-Pin FBGA						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
D1	I/O	I/O	I/O				
D2	V _{CCI}	V _{CCI}	V _{CCI}				
D3	TDI, I/O	TDI, I/O	TDI, I/O				
D4	I/O	1/0	1/0				
D5	I/O	I/O	I/O				
D6	I/O	I/O	I/O				
D7	I/O	I/O	I/O				
D8	I/O	I/O	I/O				
D9	I/O	1/0	I/O				
D10	I/O	1/0	I/O				
D11	I/O	1/0	I/O				
D12	I/O	1/0	I/O				
E1	I/O	1/0	I/O				
E2	I/O	1/0	I/O				
E3	I/O	1/0	1/0				
E4	I/O	I/O	I/O				
E5	TMS	TMS	TMS				
E6	V _{CCI}	V _{CCI}	V _{CCI}				
E7	V _{CCI}	V _{CCI}	V _{CCI}				
E8	V _{CCI}	V _{CCI}	V _{CCI}				
E9	V_{CCA}	V_{CCA}	V_{CCA}				
E10	I/O	I/O	I/O				
E11	GND	GND	GND				
E12	I/O	1/0	I/O				
F1	I/O	I/O	I/O				
F2	I/O	I/O	I/O				
F3	NC	NC	NC				
F4	I/O	1/0	1/0				
F5	GND	GND	GND				
F6	GND	GND	GND				
F7	GND	GND	GND				
F8	V _{CCI}	V _{CCI}	V _{CCI}				
F9	I/O	I/O	I/O				
F10	GND	GND	GND				
F11	I/O	I/O	I/O				
F12	I/O	I/O	I/O				

v5.3 3-19



	256-Pin FBGA					
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
E11	I/O	1/0	I/O			
E12	I/O	I/O	I/O			
E13	NC	I/O	I/O			
E14	I/O	1/0	I/O			
E15	I/O	1/0	I/O			
E16	I/O	1/0	I/O			
F1	I/O	I/O	I/O			
F2	I/O	I/O	I/O			
F3	I/O	I/O	I/O			
F4	TMS	TMS	TMS			
F5	I/O	I/O	I/O			
F6	I/O	I/O	I/O			
F7	V _{CCI}	V _{CCI}	V _{CCI}			
F8	V _{CCI}	V _{CCI}	V _{CCI}			
F9	V _{CCI}	V _{CCI}	V _{CCI}			
F10	V _{CCI}	V _{CCI}	V _{CCI}			
F11	I/O	I/O	I/O			
F12	VCCA	VCCA	VCCA			
F13	I/O	I/O	I/O			
F14	I/O	I/O	I/O			
F15	I/O	I/O	I/O			
F16	I/O	I/O	I/O			
G1	NC	I/O	1/0			
G2	I/O	I/O	I/O			
G3	NC	I/O	I/O			
G4	I/O	I/O	1/0			
G5	I/O	I/O	1/0			
G6	V _{CCI}	V _{CCI}	V _{CCI}			
G7	GND	GND	GND			
G8	GND	GND	GND			
G9	GND	GND	GND			
G10	GND	GND	GND			
G11	V _{CCI}	V _{CCI}	V _{CCI}			
G12	1/0	1/0	1/0			
G13	GND	GND	GND			
G14	NC	I/O	I/O			
G15	V _{CCA}	V _{CCA}	V_{CCA}			

256-Pin FBGA									
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function						
G16	I/O	I/O	1/0						
H1	I/O	I/O	1/0						
H2	I/O	1/0	1/0						
НЗ	V _{CCA}	V_{CCA}	V_{CCA}						
H4	TRST, I/O	TRST, I/O	TRST, I/O						
H5	I/O	1/0	1/0						
H6	V _{CCI}	V _{CCI}	V _{CCI}						
H7	GND	GND	GND						
H8	GND	GND	GND						
H9	GND	GND	GND						
H10	GND	GND	GND						
H11	V _{CCI}	V _{CCI}	V _{CCI}						
H12	I/O	I/O	I/O						
H13	I/O	I/O	I/O						
H14	I/O	1/0	I/O						
H15	I/O	I/O	I/O						
H16	NC	I/O	I/O						
J1	NC	I/O	I/O						
J2	NC	I/O	I/O						
J3	NC	I/O	I/O						
J4	I/O	I/O	I/O						
J5	I/O	I/O	I/O						
J6	V _{CCI}	V _{CCI}	V _{CCI}						
J7	GND	GND	GND						
J8	GND	GND	GND						
J9	GND	GND	GND						
J10	GND	GND	GND						
J11	V _{CCI}	V _{CCI}	V _{CCI}						
J12	I/O	I/O	I/O						
J13	I/O	I/O	I/O						
J14	I/O	I/O	I/O						
J15	I/O	I/O	I/O						
J16	I/O	I/O	I/O						
K1	I/O	1/0	I/O						
K2	I/O	I/O	I/O						
K3	NC	I/O	I/O						
K4	V_{CCA}	V _{CCA}	V _{CCA}						

v5.3 3-23

SX-A Family FPGAs

484-Pin FBGA

_	1	2	3 4	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	242	252	6
A B C D E F G H J K L M N P R T U V W Y	0000000000000000000	00000000000000000000	000000000000000000000000000000000000000		0000000000000000000	0000	0000	0000	00000	00000 0000000	00000 0000000	00000 0000000	0000	00000 0000000	00000 0000000	00000 0000000	00000 0000000	0000	0000	0000	00000	00000000000000000000	00000000000000000000	000000000000000000		
U V	000	000	00	0	000																	000	000	000	000	
AA AB AC AD AE AF	0000	0000	000	000	0000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	0000	0000	0000		

Figure 3-8 • 484-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-26 v5.3

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page					
v5.2	-3 speed grades have been discontinued.						
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14					
v5.1	RoHS information was added to the "Ordering Information".	ii					
February 2005	The "Programming" section was updated.	1-13					
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i					
	The "Thermal Characteristics" section was updated.	2-11					
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11					
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26					
v4.0	The "Temperature Grade Offering" is new.	1-iii					
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii					
	"SX-A Family Architecture" was updated.	1-1					
	"Clock Resources" was updated.	1-5					
	"User Security" was updated.	1-7					
	"Power-Up/Down and Hot Swapping" was updated.	1-7					
	"Dedicated Mode" is new	1-9					
	Table 1-5 is new.	1-9					
	"JTAG Instructions" is new	1-10					
	"Design Considerations" was updated.	1-12					
	The "Programming" section is new.	1-13					
	"Design Environment" was updated.	1-13					
	"Pin Description" was updated.						
	Table 2-1 was updated.	2-1					
	Table 2-2 was updated.	2-1					
	Table 2-3 is new.	2-1					
	Table 2-4 is new.	2-1					
	Table 2-5 was updated.	2-2					
	Table 2-6 was updated.	2-2					
	"Power Dissipation" is new.	2-8					
	Table 2-11 was updated.	2-9					

v5.3 4



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

v5.3 4-3