E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 1452 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 175 |
| Number of Gates | 24000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-1pqg208i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Temperature Grade Offering

| Package | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|---------|----------|----------|----------|----------|
| PQ208 | C,I,A,M | C,I,A,M | C,I,A,M | C,I,A,M |
| TQ100 | C,I,A,M | C,I,A,M | C,I,A,M | |
| TQ144 | C,I,A,M | C,I,A,M | C,I,A,M | |
| TQ176 | | | C,I,M | |
| BG329 | | | C,I,M | |
| FG144 | C,I,A,M | C,I,A,M | C,I,A,M | |
| FG256 | | C,I,A,M | C,I,A,M | C,I,A,M |
| FG484 | | | C,I,M | C,I,A,M |
| CQ208 | | | C,M,B | C,M,B |
| CQ256 | | | C,M,B | C,M,B |

Notes:

1. C = Commercial

- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B

6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

| | F | Std | -1 | -2 | -3 |
|--------------|---|-----|----|----|--------------|
| Commercial | 1 | 1 | 1 | 1 | Discontinued |
| Industrial | | 1 | 1 | 1 | Discontinued |
| Automotive | | 1 | | | |
| Military | | 1 | 1 | | |
| MIL-STD-883B | | 1 | 1 | | |

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.



General Description

Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22 μm / 0.25 μm CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

Logic Module Design

The SX-A family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-byregister basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000 different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.



Figure 1-2 • R-Cell



Figure 1-3 • C-Cell



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22 \,\mu/0.25 \,\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation* of Security in Actel Antifuse FPGAs application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V_{CCA} and V_{CCI} do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V_{CCA} voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

| Function | Description |
|-----------------------------------|---|
| Input Buffer Threshold Selections | 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only) |
| Flexible Output Driver | 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only) |
| Output Buffer | "Hot-Swap" Capability (3.3 V PCI is not hot swappable) I/O on an unpowered device does not sink current Can be used for "cold-sparing" Selectable on an individual I/O basis Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected. |
| Power-Up | Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate) Enables deterministic power-up of device V _{CCA} and V _{CCI} can be powered in any order |

Table 1-2 • I/O Features

Table 1-3 • I/O Characteristics for All I/O Configurations

| | Hot Swappable | Slew Rate Control | Power-Up Resistor |
|---------------------|---------------|--|----------------------|
| TTL, LVTTL, LVCMOS2 | Yes | Yes. Only affects falling edges of outputs | Pull-up or pull-down |
| 3.3 V PCI | No | No. High slew rate only | Pull-up or pull-down |
| 5 V PCI | Yes | No. High slew rate only | Pull-up or pull-down |

Table 1-4 • Power-Up Time at which I/Os Become Active

| Supply Ramp Rate | 0.25 V/ μs | 0.025 V/ μs | 5 V/ms | 2.5 V/ms | 0.5 V/ms | 0.25 V/ms | 0.1 V/ms | 0.025 V/ms |
|------------------|-------------------|--------------------|--------|----------|----------|-----------|----------|------------|
| Units | μs | μs | ms | ms | ms | ms | ms | ms |
| A54SX08A | 10 | 96 | 0.34 | 0.65 | 2.7 | 5.4 | 12.9 | 50.8 |
| A54SX16A | 10 | 100 | 0.36 | 0.62 | 2.5 | 4.7 | 11.0 | 41.6 |
| A54SX32A | 10 | 100 | 0.46 | 0.74 | 2.8 | 5.2 | 12.1 | 47.2 |
| A54SX72A | 10 | 100 | 0.41 | 0.67 | 2.6 | 5.0 | 12.1 | 47.2 |

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

| Table 1-7 • | JTAG | Instruction | Code |
|-------------|------|-------------|------|
|-------------|------|-------------|------|

| Instructions (IR4:IR0) | Binary Code |
|------------------------|-------------|
| EXTEST | 00000 |
| SAMPLE/PRELOAD | 00001 |
| INTEST | 00010 |
| USERCODE | 00011 |
| IDCODE | 00100 |
| HighZ | 01110 |
| CLAMP | 01111 |
| Diagnostic | 10000 |
| BYPASS | 11111 |
| Reserved | All others |

Table 1-8 • JTAG Instruction Code

| Device | Process | Revision | Bits 31-28 | Bits 27-12 |
|----------|---------|----------|------------|------------|
| A54SX08A | 0.22 µ | 0 | 8, 9 | 40B4, 42B4 |
| | | 1 | А, В | 40B4, 42B4 |
| A54SX16A | 0.22 µ | 0 | 9 | 4088, 4288 |
| | | 1 | В | 4088, 4288 |
| | 0.25 µ | 1 | В | 22B8 |
| A54SX32A | 0.2 2µ | 0 | 9 | 40BD, 42BD |
| | | 1 | В | 40BD, 42BD |
| | 0.25 µ | 1 | В | 22BD |
| A54SX72A | 0.22 µ | 0 | 9 | 40B2, 42B2 |
| | | 1 | В | 40B2, 42B2 |
| | 0.25 µ | 1 | В | 22B2 |



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.



Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

 $I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for $V_{CCI} > V_{OUT} > 3.1V$ $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < V_{OUT} < 0.71V

EQ 2-2

Table 2-9 • DC Specifications (3.3 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|------------------|------------------------------------|--|---------------------|------------------------|-------|
| V _{CCA} | Supply Voltage for Array | | 2.25 | 2.75 | V |
| V _{CCI} | Supply Voltage for I/Os | | 3.0 | 3.6 | V |
| V _{IH} | Input High Voltage | | 0.5V _{CCI} | V _{CCI} + 0.5 | V |
| V _{IL} | Input Low Voltage | | -0.5 | 0.3V _{CCI} | V |
| I _{IPU} | Input Pull-up Voltage ¹ | | 0.7V _{CCI} | - | V |
| IIL | Input Leakage Current ² | 0 < V _{IN} < V _{CCI} | -10 | +10 | μΑ |
| V _{OH} | Output High Voltage | I _{OUT} = -500 μA | 0.9V _{CCI} | - | V |
| V _{OL} | Output Low Voltage | I _{OUT} = 1,500 μA | | 0.1V _{CCI} | V |
| C _{IN} | Input Pin Capacitance ³ | | - | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | pF |

EQ 2-1

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$

EQ 2-8



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15 $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.



Output Buffer Delays





AC Test Loads



Figure 2-5 • AC Test Loads

Table 2-16 A54SX08A Timing Characteristics

| (Worst-Case Commercial Conditions | V _{CCA} = 2.25 V, V _{CC} | ₁ = 3.0 V, T _J = 70°C) |
|-----------------------------------|--|--|
|-----------------------------------|--|--|

| | | -2 S | peed | -1 S | peed | Std. | Speed | –F S | peed | |
|--------------------|---|------|------|------|------|------|-------|------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (H | lardwired) Array Clock Networks | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.3 | | 1.5 | | 1.7 | | 2.6 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.1 | | 1.3 | | 1.5 | | 2.2 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HPVVL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.4 | | 0.5 | | 0.5 | | 0.8 | ns |
| t _{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | | 5.8 | | ns |
| f _{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 | | 172 | MHz |
| Routed Arra | y Clock Networks | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | | 2 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | | 2 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | | 1.9 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 1.2 | | 1.3 | | 1.6 | | 2.2 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RPVVL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 0.7 | | 0.8 | | 0.9 | | 1.3 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 0.7 | | 0.8 | | 0.9 | | 1.3 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns |

Table 2-36 • A54SX72A Timing Characteristics (Continued)

| (Worst-Case Commercial Conditions $V_{CCA} = 2.25 V$, $V_{CCI} = 2.25 V$, $T_J = 70^{\circ}C$ | :) |
|---|----|
|---|----|

| | | -3 Sp | beed* | -2 S | peed | -1 Speed | | Std. Speed | | -F Speed | | |
|--------------------|--|-------|-------|------|------|----------|------|------------|------|----------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{QCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 3.0 | | 3.4 | | 3.9 | | 4.6 | | 6.4 | ns |
| t _{QCHKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 2.9 | | 3.4 | | 3.8 | | 4.5 | | 6.3 | ns |
| t _{QPWH} | Minimum Pulse Width High | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{QPWL} | Minimum Pulse Width Low | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{QCKSW} | Maximum Skew (Light Load) | | 0.2 | | 0.3 | | 0.3 | | 0.3 | | 0.5 | ns |
| t _{QCKSW} | Maximum Skew (50% Load) | | 0.4 | | 0.5 | | 0.5 | | 0.6 | | 0.9 | ns |
| t _{QCKSW} | Maximum Skew (100% Load) | | 0.4 | | 0.5 | | 0.5 | | 0.6 | | 0.9 | ns |

Note: *All –3 speed grades have been discontinued.

Table 2-40 A54SX72A Timing Characteristics

| (Worst-Case Commercial | Conditions $V_{CCA} = 2.25$ | $V_{V_{CCI}} = 3.0$ | $I_{1} = 70^{\circ}C$ |
|------------------------|-----------------------------|---------------------|-----------------------|
| (| | | .,.,, |

| | | -3 Speed ¹ | –2 Spee | ed | -1 Speed | | Std. Speed | | I –F Speed | | |
|--------------------------------|-----------------------------------|-----------------------|---------|-----|----------|-----|------------|-------|------------|-------|-------|
| Parameter | Description | Min. Max. | Min. M | ax. | Min. M | ax. | Min. | Max. | Min. | Max. | Units |
| 3.3 V PCI O | utput Module Timing ² | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | 2.3 | 2 | .7 | 3 | .0 | | 3.6 | | 5.0 | ns |
| t _{DHL} | Data-to-Pad High to Low | 2.5 | 2 | .9 | 3 | .2 | | 3.8 | | 5.3 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 1.4 | 1 | .7 | 1 | .9 | | 2.2 | | 3.1 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.3 | 2 | .7 | 3 | .0 | | 3.6 | | 5.0 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2 | .8 | 3 | .2 | | 3.8 | | 5.3 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.5 | 2 | .9 | 3 | .2 | | 3.8 | | 5.3 | ns |
| d _{TLH} ³ | Delta Low to High | 0.025 | 0. | 03 | 0. | 03 | | 0.04 | | 0.045 | ns/pF |
| d _{THL} ³ | Delta High to Low | 0.015 | 0.0 | 015 | 0.0 | 015 | | 0.015 | | 0.025 | ns/pF |
| 3.3 V LVTTL | Output Module Timing ⁴ | | | | • | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | 3.2 | 3 | .7 | 4 | .2 | | 5.0 | | 6.9 | ns |
| t _{DHL} | Data-to-Pad High to Low | 3.2 | 3 | .7 | 4 | .2 | | 4.9 | | 6.9 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | 10.3 | 11 | 1.9 | 13 | 3.5 | | 15.8 | | 22.2 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.2 | 2 | .6 | 2 | .9 | | 3.4 | | 4.8 | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | 15.8 | 18 | 3.9 | 2 | 1.3 | | 25.4 | | 34.9 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 3.2 | 3 | .7 | 4 | .2 | | 5.0 | | 6.9 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.9 | 3 | .3 | 3 | .7 | | 4.4 | | 6.2 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 3.2 | 3 | .7 | 4 | .2 | | 4.9 | | 6.9 | ns |
| d _{TLH} ³ | Delta Low to High | 0.025 | 0. | 03 | 0. | 03 | | 0.04 | | 0.045 | ns/pF |
| d _{THL} ³ | Delta High to Low | 0.015 | 0.0 |)15 | 0.0 | 015 | | 0.015 | | 0.025 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | 0.053 | 0.0 |)53 | 0.0 | 067 | | 0.073 | | 0.107 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25 Ω resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-41 • A54SX72A Timing Characteristics

| (Worst-Case Commercial Condition | $V_{CCA} = 2.25 V, V_{CCI}$ | = 4.75 V, T _J = 70°C) |
|----------------------------------|-----------------------------|----------------------------------|
|----------------------------------|-----------------------------|----------------------------------|

| | | –3 Sp | eed ¹ | -2 S | peed | -1 Speed | | Std. 9 | 5peed | –F S | peed | |
|--------------------------------|----------------------------------|-------|------------------|------|-------|----------|-------|--------|-------|------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 5 V PCI Out | put Module Timing ² | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 3.4 | | 3.9 | | 4.4 | | 5.1 | | 7.2 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 3.0 | | 3.5 | | 3.9 | | 4.6 | | 6.4 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 3.4 | | 3.9 | | 4.4 | | 5.1 | | 7.2 | ns |
| d _{TLH} ³ | Delta Low to High | | 0.016 | | 0.016 | | 0.02 | | 0.022 | | 0.032 | ns/pF |
| d _{THL} ³ | Delta High to Low | | 0.026 | | 0.03 | | 0.032 | | 0.04 | | 0.052 | ns/pF |
| 5 V TTL Out | put Module Timing ⁴ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 2.4 | | 2.8 | | 3.1 | | 3.7 | | 5.1 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 3.1 | | 3.5 | | 4.0 | | 4.7 | | 6.6 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | | 7.4 | | 8.5 | | 9.7 | | 11.4 | | 15.9 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.7 | | 3.2 | | 4.5 | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | | 7.4 | | 8.4 | | 9.5 | | 11.0 | | 15.4 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.4 | | 2.8 | | 3.1 | | 3.7 | | 5.1 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 3.6 | | 4.2 | | 4.7 | | 5.6 | | 7.8 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 3.1 | | 3.5 | | 4.0 | | 4.7 | | 6.6 | ns |
| d _{TLH} ³ | Delta Low to High | | 0.014 | | 0.017 | | 0.017 | | 0.023 | | 0.031 | ns/pF |
| d _{THL} ³ | Delta High to Low | | 0.023 | | 0.029 | | 0.031 | | 0.037 | | 0.051 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | | 0.043 | | 0.046 | | 0.057 | | 0.066 | | 0.089 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



| | 144-Pi | n TQFP | | | 144-Pin TQFP A54SX08A Function A54SX16A Function A54SX3 Function 38 I/O I/O I/O 39 I/O I/O I/O 40 I/O I/O I/O 41 I/O I/O I/O 42 I/O I/O I/O 43 I/O I/O I/O 44 V _{CCI} V _{CCI} V _{CCI} 45 I/O I/O I/O 46 I/O I/O I/O 47 I/O I/O I/O | | | | | | | |
|------------|----------------------|----------------------|----------------------|------------|--|----------------------|----------------------|--|--|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | | | | | |
| 1 | GND | GND | GND | 38 | I/O | I/O | I/O | | | | | |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | 39 | I/O | I/O | I/O | | | | | |
| 3 | I/O | I/O | I/O | 40 | I/O | I/O | I/O | | | | | |
| 4 | I/O | I/O | I/O | 41 | I/O | I/O | I/O | | | | | |
| 5 | I/O | I/O | I/O | 42 | I/O | I/O | I/O | | | | | |
| 6 | I/O | I/O | I/O | 43 | I/O | I/O | I/O | | | | | |
| 7 | I/O | I/O | I/O | 44 | V _{CCI} | V _{CCI} | V _{CCI} | | | | | |
| 8 | I/O | I/O | I/O | 45 | I/O | I/O | I/O | | | | | |
| 9 | TMS | TMS | TMS | 46 | I/O | I/O | I/O | | | | | |
| 10 | V _{CCI} | V _{CCI} | V _{CCI} | 47 | I/O | I/O | I/O | | | | | |
| 11 | GND | GND | GND | 48 | I/O | I/O | I/O | | | | | |
| 12 | I/O | I/O | I/O | 49 | I/O | I/O | I/O | | | | | |
| 13 | I/O | I/O | I/O | 50 | I/O | I/O | I/O | | | | | |
| 14 | I/O | I/O | I/O | 51 | I/O | I/O | I/O | | | | | |
| 15 | I/O | I/O | I/O | 52 | I/O | I/O | I/O | | | | | |
| 16 | I/O | I/O | I/O | 53 | I/O | I/O | I/O | | | | | |
| 17 | I/O | I/O | I/O | 54 | PRB, I/O | PRB, I/O | PRB, I/O | | | | | |
| 18 | I/O | I/O | I/O | 55 | I/O | I/O | I/O | | | | | |
| 19 | NC | NC | NC | 56 | V _{CCA} | V _{CCA} | V _{CCA} | | | | | |
| 20 | V _{CCA} | V _{CCA} | V _{CCA} | 57 | GND | GND | GND | | | | | |
| 21 | I/O | I/O | I/O | 58 | NC | NC | NC | | | | | |
| 22 | trst, I/O | trst, I/O | TRST, I/O | 59 | I/O | I/O | I/O | | | | | |
| 23 | I/O | I/O | I/O | 60 | HCLK | HCLK | HCLK | | | | | |
| 24 | I/O | I/O | I/O | 61 | I/O | I/O | I/O | | | | | |
| 25 | I/O | I/O | I/O | 62 | I/O | I/O | I/O | | | | | |
| 26 | I/O | I/O | I/O | 63 | I/O | I/O | I/O | | | | | |
| 27 | I/O | I/O | I/O | 64 | I/O | I/O | I/O | | | | | |
| 28 | GND | GND | GND | 65 | I/O | I/O | I/O | | | | | |
| 29 | V _{CCI} | V _{CCI} | V _{CCI} | 66 | I/O | I/O | I/O | | | | | |
| 30 | V _{CCA} | V _{CCA} | V _{CCA} | 67 | I/O | I/O | I/O | | | | | |
| 31 | I/O | I/O | I/O | 68 | V _{CCI} | V _{CCI} | V _{CCI} | | | | | |
| 32 | I/O | I/O | I/O | 69 | I/O | I/O | I/O | | | | | |
| 33 | I/O | I/O | I/O | 70 | I/O | I/O | I/O | | | | | |
| 34 | I/O | I/O | I/O | 71 | TDO, I/O | TDO, I/O | TDO, I/O | | | | | |
| 35 | I/O | I/O | I/O | 72 | I/O | I/O | I/O | | | | | |
| 36 | GND | GND | GND | 73 | GND | GND | GND | | | | | |
| 37 | I/O | I/O | I/O | 74 | I/O | I/O | I/O | | | | | |

329-Pin PBGA

| | | 12 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
|----------|------------------|------------------|--|---|---|---|---|---|---|----|----|--------|----|----|----|----|----|----|----|-----------|--------------|------------|----------------|
| Α | (| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\overline{0}$ |
| В | C | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| С | (| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D | | $\frac{1}{2}$ | 0 | 0 | 0 | 0 | 0 | Ο | 0 | Ο | Ο | 0 | 0 | Ο | 0 | 0 | Ο | 0 | 0 | 0 | 0 | 0 | 0 |
| E | |) 0 | 0 | 0 | | | | | | | | | | | | | | | | 0 | Ő | 0 | 0 |
| г G | | $\frac{1}{2}$ | $\left \begin{array}{c} 0 \\ 0 \end{array} \right $ | 0 | | | | | | | | | | | | | | | | | | | \bigcirc |
| Н | | $\frac{1}{2}$ | $\overline{0}$ | 0 | | | | | | | | | | | | | | | | $\hat{0}$ | 0 | $\hat{0}$ | \tilde{O} |
| J | Ċ | 50 | Õ | õ | | | | | | | | | | | | | | | | ŏ | ŏ | õ | õ |
| к | C | 00 | 0 | 0 | | | | | | 0 | 0 | Ο | 0 | 0 | | | | | | Ο | Ο | Ο | 0 |
| L | C | 00 | 0 | 0 | | | | | | 0 | 0 | 0 | 0 | 0 | | | | | | 0 | Ο | Ο | 0 |
| M | | $\sum_{i=1}^{i}$ | 0 | 0 | | | | | | Õ | Õ | Õ | Õ | Õ | | | | | | Õ | Õ | Õ | 0 |
| N P | | $\frac{1}{2}$ | $\left \begin{array}{c} 0 \\ 0 \end{array} \right $ | 0 | | | | | | | | 0 | | | | | | | | 0 | 0 | \bigcirc | \mathbf{O} |
| R | | $\frac{1}{2}$ | $\overline{0}$ | õ | | | | | | 0 | 0 | 0 | 0 | 0 | | | | | | 0 | õ | õ | 0 |
| т | C | 00 | Õ | Õ | | | | | | | | | | | | | | | | Õ | õ | Õ | Õ |
| U | C | 00 | 0 | 0 | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 |
| V | C | 00 | 0 | 0 | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 |
| W | | $\frac{1}{2}$ | 0 | 0 | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | 0 | Õ | 0 | 0 |
| Y A A | |) 0 | \mathbf{O} | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 O | O | O | 0 | 0 | 0 | 0 | 0 | 0 | \mathbf{O} | 0 | 0 |
| AB | | $\frac{1}{2}$ | $\left \begin{array}{c} 0 \\ 0 \end{array} \right $ | | | | | | | | 0 | 0 | | 0 | | | | | | | | | 0 |
| AC | $\left(\right)$ | $\frac{1}{2}$ | $\overline{0}$ | 0 | 0 | 0 | õ | õ | 0 | 0 | õ | õ | õ | õ | 0 | 0 | 0 | 0 | 0 | 0 | õ | õ | õ |
| |). | | Ũ | - | Ŭ | - | - | - | Ŭ | Ŭ | Ŭ | Ŭ | - | - | Ŭ | - | - | - | - | Ŭ | Ŭ | Ŭ | - (|

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

| | 144-Pi | n FBGA | | 144-Pin FBGA A54SX08A A54SX16A A54SX | | | | | | | |
|------------|----------------------|----------------------|----------------------|---|----------------------|----------------------|----------------------|--|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | | | | |
| G1 | I/O | I/O | I/O | K1 | I/O | I/O | I/O | | | | |
| G2 | GND | GND | GND | K2 | I/O | I/O | I/O | | | | |
| G3 | I/O | I/O | I/O | К3 | I/O | I/O | I/O | | | | |
| G4 | I/O | I/O | I/O | К4 | I/O | I/O | I/O | | | | |
| G5 | GND | GND | GND | К5 | I/O | I/O | I/O | | | | |
| G6 | GND | GND | GND | K6 | I/O | I/O | I/O | | | | |
| G7 | GND | GND | GND | К7 | GND | GND | GND | | | | |
| G8 | V _{CCI} | V _{CCI} | V _{CCI} | K8 | I/O | I/O | I/O | | | | |
| G9 | I/O | I/O | I/O | К9 | I/O | I/O | I/O | | | | |
| G10 | I/O | I/O | I/O | K10 | GND | GND | GND | | | | |
| G11 | I/O | I/O | I/O | K11 | I/O | I/O | I/O | | | | |
| G12 | I/O | I/O | I/O | K12 | I/O | I/O | I/O | | | | |
| H1 | TRST, I/O | TRST, I/O | TRST, I/O | L1 | GND | GND | GND | | | | |
| H2 | I/O | I/O | I/O | L2 | I/O | I/O | I/O | | | | |
| H3 | I/O | I/O | I/O | L3 | I/O | I/O | I/O | | | | |
| H4 | I/O | I/O | I/O | L4 | I/O | I/O | I/O | | | | |
| H5 | V _{CCA} | V _{CCA} | V _{CCA} | L5 | I/O | I/O | I/O | | | | |
| H6 | V _{CCA} | V _{CCA} | V _{CCA} | L6 | I/O | I/O | I/O | | | | |
| H7 | V _{CCI} | V _{CCI} | V _{CCI} | L7 | HCLK | HCLK | HCLK | | | | |
| H8 | V _{CCI} | V _{CCI} | V _{CCI} | L8 | I/O | I/O | I/O | | | | |
| H9 | V _{CCA} | V _{CCA} | V _{CCA} | L9 | I/O | I/O | I/O | | | | |
| H10 | I/O | I/O | I/O | L10 | I/O | I/O | I/O | | | | |
| H11 | I/O | I/O | I/O | L11 | I/O | I/O | I/O | | | | |
| H12 | NC | NC | NC | L12 | I/O | I/O | I/O | | | | |
| J1 | I/O | I/O | I/O | M1 | I/O | I/O | I/O | | | | |
| J2 | I/O | I/O | I/O | M2 | I/O | I/O | I/O | | | | |
| J3 | I/O | I/O | I/O | M3 | I/O | I/O | I/O | | | | |
| J4 | I/O | I/O | I/O | M4 | I/O | I/O | I/O | | | | |
| J5 | I/O | I/O | I/O | M5 | I/O | I/O | I/O | | | | |
| J6 | PRB, I/O | PRB, I/O | PRB, I/O | M6 | I/O | I/O | I/O | | | | |
| J7 | I/O | I/O | I/O | M7 | V _{CCA} | V _{CCA} | V _{CCA} | | | | |
| J8 | I/O | I/O | I/O | M8 | I/O | I/O | I/O | | | | |
| J9 | I/O | I/O | I/O | M9 | I/O | I/O | I/O | | | | |
| J10 | I/O | I/O | I/O | M10 | I/O | I/O | I/O | | | | |
| J11 | I/O | I/O | I/O | M11 | TDO, I/O | TDO, I/O | TDO, I/O | | | | |
| J12 | V _{CCA} | V _{CCA} | V _{CCA} | M12 | I/O | I/O | I/O | | | | |



256-Pin FBGA



Figure 3-7 • 256-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.