

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 1452  |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 111   |
| Number of Gates                | 24000   |
| Voltage - Supply               | 2.25V ~ 5.25V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 144-LBGA  |
| Supplier Device Package        | 144-FPBGA (13x13)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a54sx16a-ffgg144">https://www.e-xfl.com/product-detail/microsemi/a54sx16a-ffgg144</a> |

## Other Architectural Features

### Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using  $0.22\text{ }\mu\text{/ }0.25\text{ }\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of  $25\text{ }\Omega$  with capacitance of  $1.0\text{ fF}$  for low signal impedance.

### Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

### User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

### I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pin-to-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{CCA}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and  $V_{CCA}$  is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately  $50\text{ k}\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os*. Just slightly before  $V_{CCA}$  reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

## JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

| Instructions (IR4:IR0) | Binary Code |
|------------------------|-------------|
| EXTEST                 | 00000       |
| SAMPLE/PRELOAD         | 00001       |
| INTEST                 | 00010       |
| USERCODE               | 00011       |
| IDCODE                 | 00100       |
| HighZ                  | 01110       |
| CLAMP                  | 01111       |
| Diagnostic             | 10000       |
| BYPASS                 | 11111       |
| Reserved               | All others  |

Table 1-8 • JTAG Instruction Code

| Device   | Process     | Revision | Bits 31-28 | Bits 27-12 |
|----------|-------------|----------|------------|------------|
| A54SX08A | 0.22 $\mu$  | 0        | 8, 9       | 40B4, 42B4 |
|          |             | 1        | A, B       | 40B4, 42B4 |
| A54SX16A | 0.22 $\mu$  | 0        | 9          | 40B8, 42B8 |
|          |             | 1        | B          | 40B8, 42B8 |
|          | 0.25 $\mu$  | 1        | B          | 22B8       |
| A54SX32A | 0.2 2 $\mu$ | 0        | 9          | 40BD, 42BD |
|          |             | 1        | B          | 40BD, 42BD |
|          | 0.25 $\mu$  | 1        | B          | 22BD       |
| A54SX72A | 0.22 $\mu$  | 0        | 9          | 40B2, 42B2 |
|          |             | 1        | B          | 40B2, 42B2 |
|          | 0.25 $\mu$  | 1        | B          | 22B2       |

# Detailed Specifications

## Operating Conditions

Table 2-1 • Absolute Maximum Ratings

| Symbol    | Parameter                    | Limits                    | Units |
|-----------|------------------------------|---------------------------|-------|
| $V_{CCI}$ | DC Supply Voltage for I/Os   | -0.3 to +6.0              | V     |
| $V_{CCA}$ | DC Supply Voltage for Arrays | -0.3 to +3.0              | V     |
| $V_I$     | Input Voltage                | -0.5 to +5.75             | V     |
| $V_O$     | Output Voltage               | -0.5 to + $V_{CCI}$ + 0.5 | V     |
| $T_{STG}$ | Storage Temperature          | -65 to +150               | °C    |

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 • Recommended Operating Conditions

| Parameter  | Commercial   | Industrial   | Units |
|--|--------------|--------------|-------|
| Temperature Range                                    | 0 to +70     | -40 to +85   | °C    |
| 2.5 V Power Supply Range ( $V_{CCA}$ and $V_{CCI}$ ) | 2.25 to 2.75 | 2.25 to 2.75 | V     |
| 3.3 V Power Supply Range ( $V_{CCI}$ )               | 3.0 to 3.6   | 3.0 to 3.6   | V     |
| 5 V Power Supply Range ( $V_{CCI}$ )                 | 4.75 to 5.25 | 4.75 to 5.25 | V     |

## Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with  $V_{CCA} = 2.5$  V

| Product  | $V_{CCI} = 2.5$ V | $V_{CCI} = 3.3$ V | $V_{CCI} = 5$ V |
|----------|-------------------|-------------------|-----------------|
| A54SX08A | 0.8 mA            | 1.0 mA            | 2.9 mA          |
| A54SX16A | 0.8 mA            | 1.0 mA            | 2.9 mA          |
| A54SX32A | 0.9 mA            | 1.0 mA            | 3.0 mA          |
| A54SX72A | 3.6 mA            | 3.8 mA            | 4.5 mA          |

Table 2-4 • Supply Voltages

| $V_{CCA}$ | $V_{CCI}^*$ | Maximum Input Tolerance | Maximum Output Drive |
|-----------|-------------|-------------------------|----------------------|
| 2.5 V     | 2.5 V       | 5.75 V                  | 2.7 V                |
| 2.5 V     | 3.3 V       | 5.75 V                  | 3.6 V                |
| 2.5 V     | 5 V         | 5.75 V                  | 5.25 V               |

**Note:** \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

## Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

| Symbol          | Parameter   | Commercial                   |               | Industrial    |      | Units |               |
|-----------------|---|------------------------------|---------------|---------------|------|-------|---------------|
|                 |   | Min.                         | Max.          | Min.          | Max. |       |               |
| $V_{OH}$        | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OH} = -1 \text{ mA}$ ) | 0.9 $V_{CCI}$ | 0.9 $V_{CCI}$ |      | V     |               |
|                 | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OH} = -8 \text{ mA}$ ) | 2.4           | 2.4           |      | V     |               |
| $V_{OL}$        | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OL} = 1 \text{ mA}$ )  | 0.4           | 0.4           |      | V     |               |
|                 | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OL} = 12 \text{ mA}$ ) | 0.4           | 0.4           |      | V     |               |
| $V_{IL}$        | Input Low Voltage   |                              | 0.8           | 0.8           |      | V     |               |
| $V_{IH}$        | Input High Voltage  |                              | 2.0           | 5.75          | 2.0  | 5.75  | V             |
| $I_{IL}/I_{IH}$ | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$        |                              | -10           | 10            | -10  | 10    | $\mu\text{A}$ |
| $I_{OZ}$        | Tristate Output Leakage Current                                 |                              | -10           | 10            | -10  | 10    | $\mu\text{A}$ |
| $t_R, t_F$      | Input Transition Time $t_R, t_F$                                |                              | 10            | 10            |      | ns    |               |
| $C_{IO}$        | I/O Capacitance   |                              | 10            | 10            |      | pF    |               |
| $I_{CC}$        | Standby Current   |                              | 10            | 20            |      | mA    |               |
| IV Curve*       | Can be derived from the IBIS model on the web.                  |                              |               |               |      |       |               |

Note: \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

| Symbol          | Parameter   | Commercial                      |      | Industrial |      | Units |               |
|-----------------|---|---------------------------------|------|------------|------|-------|---------------|
|                 |   | Min.                            | Max. | Min.       | Max. |       |               |
| $V_{OH}$        | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OH} = -100 \mu\text{A}$ ) | 2.1  | 2.1        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OH} = -1 \text{ mA}$ )    | 2.0  | 2.0        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OH} = -2 \text{ mA}$ )    | 1.7  | 1.7        |      | V     |               |
| $V_{OL}$        | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OL} = 100 \mu\text{A}$ )  | 0.2  | 0.2        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OL} = 1 \text{ mA}$ )     | 0.4  | 0.4        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OL} = 2 \text{ mA}$ )     | 0.7  | 0.7        |      | V     |               |
| $V_{IL}$        | Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$               |                                 | -0.3 | 0.7        | -0.3 | 0.7   | V             |
| $V_{IH}$        | Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$              |                                 | 1.7  | 5.75       | 1.7  | 5.75  | V             |
| $I_{IL}/I_{IH}$ | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$            |                                 | -10  | 10         | -10  | 10    | $\mu\text{A}$ |
| $I_{OZ}$        | Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$ |                                 | -10  | 10         | -10  | 10    | $\mu\text{A}$ |
| $t_R, t_F$      | Input Transition Time $t_R, t_F$                                    |                                 | 10   | 10         |      | ns    |               |
| $C_{IO}$        | I/O Capacitance   |                                 | 10   | 10         |      | pF    |               |
| $I_{CC}$        | Standby Current   |                                 | 10   | 20         |      | mA    |               |
| IV Curve*       | Can be derived from the IBIS model on the web.                      |                                 |      |            |      |       |               |

Note: \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

## Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

### Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

*EQ 2-5*

### DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{\text{DC}} = I_{\text{Standby}} * V_{\text{CCA}}$$

*EQ 2-6*

Note: For other combinations of temperature and voltage settings, refer to the *eX, SX-A and RT54SX-S Power Calculator*.

### AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{\text{AC}} = P_{\text{C-cells}} + P_{\text{R-cells}} + P_{\text{CLKA}} + P_{\text{CLKB}} + P_{\text{HCLK}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

*EQ 2-7*

or:

$$\begin{aligned} P_{\text{AC}} = & V_{\text{CCA}}^2 * [(m * C_{\text{EQCM}} * f_m)_{\text{C-cells}} + (m * C_{\text{EQSM}} * f_m)_{\text{R-cells}} + (n * C_{\text{EQI}} * f_n)_{\text{Input Buffer}} + (p * (C_{\text{EQO}} + C_L) * f_p)_{\text{Output Buffer}} \\ & + (0.5 * (q_1 * C_{\text{EQCR}} * f_{q1}) + (r_1 * f_{q1}))_{\text{CLKA}} + (0.5 * (q_2 * C_{\text{EQCR}} * f_{q2}) + (r_2 * f_{q2}))_{\text{CLKB}} + (0.5 * (s_1 * C_{\text{EQHV}} * f_{s1}) + \\ & (C_{\text{EQHF}} * f_{s1}))_{\text{HCLK}}] \end{aligned}$$

*EQ 2-8*

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

Table 2-14 • A54SX08A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>   | <b>Description</b>               | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|----------------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|  |                                  | <b>Min.</b>     | <b>Max.</b>     | <b>Min.</b>       | <b>Max.</b>     |              |
| $t_{INYH}$   | Input Data Pad to Y High 5 V PCI | 0.5             | 0.6             | 0.7               | 0.9             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V PCI  | 0.8             | 0.9             | 1.1               | 1.5             | ns           |
| $t_{INYH}$   | Input Data Pad to Y High 5 V TTL | 0.5             | 0.6             | 0.7               | 0.9             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V TTL  | 0.8             | 0.9             | 1.1               | 1.5             | ns           |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                  |                 |                 |                   |                 |              |
| $t_{IRD1}$   | FO = 1 Routing Delay             | 0.3             | 0.3             | 0.4               | 0.6             | ns           |
| $t_{IRD2}$   | FO = 2 Routing Delay             | 0.5             | 0.5             | 0.6               | 0.8             | ns           |
| $t_{IRD3}$   | FO = 3 Routing Delay             | 0.6             | 0.7             | 0.8               | 1.1             | ns           |
| $t_{IRD4}$   | FO = 4 Routing Delay             | 0.8             | 0.9             | 1                 | 1.4             | ns           |
| $t_{IRD8}$   | FO = 8 Routing Delay             | 1.4             | 1.5             | 1.8               | 2.5             | ns           |
| $t_{IRD12}$  | FO = 12 Routing Delay            | 2               | 2.2             | 2.6               | 3.6             | ns           |

**Notes:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                  | <b>Description</b>                                      | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|---|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
|   |   | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>       | <b>Max.</b>     |              |
| <b>Dedicated (Hardwired) Array Clock Networks</b> |   |                 |             |                 |             |                   |                 |              |
| $t_{HCKH}$  | Input Low to High<br>(Pad to R-cell Input)              |                 | 1.4         |                 | 1.6         |                   | 1.8             | 2.6          |
| $t_{HCKL}$  | Input High to Low<br>(Pad to R-cell Input)              |                 | 1.3         |                 | 1.5         |                   | 1.7             | 2.4          |
| $t_{HPWH}$  | Minimum Pulse Width High                                | 1.6             |             | 1.8             |             | 2.1               |                 | ns           |
| $t_{HPWL}$  | Minimum Pulse Width Low                                 | 1.6             |             | 1.8             |             | 2.1               |                 | ns           |
| $t_{HCKSW}$                                       | Maximum Skew  |                 | 0.4         |                 | 0.4         |                   | 0.5             | 0.7          |
| $t_{HP}$  | Minimum Period  | 3.2             |             | 3.6             |             | 4.2               | 5.8             | ns           |
| $f_{HMAX}$  | Maximum Frequency                                       |                 | 313         |                 | 278         |                   | 238             | 172          |
| <b>Routed Array Clock Networks</b>                |   |                 |             |                 |             |                   |                 |              |
| $t_{RCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) |                 | 1.0         |                 | 1.1         |                   | 1.3             | 1.8          |
| $t_{RCKL}$  | Input High to Low (Light Load)<br>(Pad to R-cell Input) |                 | 1.1         |                 | 1.2         |                   | 1.4             | 2.0          |
| $t_{RCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   |                 | 1.0         |                 | 1.1         |                   | 1.3             | 1.8          |
| $t_{RCKL}$  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   |                 | 1.1         |                 | 1.2         |                   | 1.4             | 2.0          |
| $t_{RCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  |                 | 1.1         |                 | 1.2         |                   | 1.4             | 2.0          |
| $t_{RCKL}$  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  |                 | 1.3         |                 | 1.5         |                   | 1.7             | 2.4          |
| $t_{RPWH}$  | Minimum Pulse Width High                                | 1.6             |             | 1.8             |             | 2.1               |                 | ns           |
| $t_{RPWL}$  | Minimum Pulse Width Low                                 | 1.6             |             | 1.8             |             | 2.1               |                 | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (Light Load)                               |                 | 0.7         |                 | 0.8         |                   | 0.9             | 1.3          |
| $t_{RCKSW}$                                       | Maximum Skew (50% Load)                                 |                 | 0.7         |                 | 0.8         |                   | 0.9             | 1.3          |
| $t_{RCKSW}$                                       | Maximum Skew (100% Load)                                |                 | 0.9         |                 | 1.0         |                   | 1.2             | 1.7          |

Table 2-24 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                  | <b>Description</b>                                      | <b>-3 Speed*</b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |   | <b>Min.</b>      | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>Dedicated (Hardwired) Array Clock Networks</b> |   |                  |                 |                 |                   |                 |              |
| $t_{HCKH}$  | Input Low to High<br>(Pad to R-cell Input)              | 1.2              | 1.4             | 1.6             | 1.8               | 2.8             | ns           |
| $t_{HCKL}$  | Input High to Low<br>(Pad to R-cell Input)              | 1.0              | 1.1             | 1.2             | 1.5               | 2.2             | ns           |
| $t_{HPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{HPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{HCKSW}$                                       | Maximum Skew  | 0.3              | 0.3             | 0.4             | 0.4               | 0.7             | ns           |
| $t_{HP}$  | Minimum Period  | 2.8              | 3.4             | 3.8             | 4.4               | 6.0             | ns           |
| $f_{HMAX}$  | Maximum Frequency                                       | 357              | 294             | 263             | 227               | 167             | MHz          |
| <b>Routed Array Clock Networks</b>                |   |                  |                 |                 |                   |                 |              |
| $t_{RCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) | 1.0              | 1.2             | 1.3             | 1.6               | 2.2             | ns           |
| $t_{RCKL}$  | Input High to Low (Light Load)<br>(Pad to R-cell Input) | 1.1              | 1.3             | 1.5             | 1.7               | 2.4             | ns           |
| $t_{RCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   | 1.1              | 1.3             | 1.5             | 1.7               | 2.4             | ns           |
| $t_{RCKL}$  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   | 1.1              | 1.3             | 1.5             | 1.7               | 2.4             | ns           |
| $t_{RCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  | 1.3              | 1.5             | 1.7             | 2.0               | 2.8             | ns           |
| $t_{RCKL}$  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  | 1.3              | 1.5             | 1.7             | 2.0               | 2.8             | ns           |
| $t_{RPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{RPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (Light Load)                               | 0.8              | 0.9             | 1.0             | 1.2               | 1.7             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (50% Load)                                 | 0.8              | 0.9             | 1.0             | 1.2               | 1.7             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (100% Load)                                | 1.0              | 1.1             | 1.3             | 1.5               | 2.1             | ns           |

**Note:** \*All -3 speed grades have been discontinued.

Table 2-27 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>5 V PCI Output Module Timing<sup>2</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$                                       | Data-to-Pad Low to High          | 2.2                         | 2.5             | 2.8             | 3.3               | 4.6             | ns           |
| $t_{DHL}$                                       | Data-to-Pad High to Low          | 2.8                         | 3.2             | 3.6             | 4.2               | 5.9             | ns           |
| $t_{ENZL}$                                      | Enable-to-Pad, Z to L            | 1.3                         | 1.5             | 1.7             | 2.0               | 2.8             | ns           |
| $t_{ENZH}$                                      | Enable-to-Pad, Z to H            | 2.2                         | 2.5             | 2.8             | 3.3               | 4.6             | ns           |
| $t_{ENLZ}$                                      | Enable-to-Pad, L to Z            | 3.0                         | 3.5             | 3.9             | 4.6               | 6.4             | ns           |
| $t_{ENHZ}$                                      | Enable-to-Pad, H to Z            | 2.8                         | 3.2             | 3.6             | 4.2               | 5.9             | ns           |
| $d_{TLH}^3$                                     | Delta Low to High                | 0.016                       | 0.016           | 0.02            | 0.022             | 0.032           | ns/pF        |
| $d_{THL}^3$                                     | Delta High to Low                | 0.026                       | 0.03            | 0.032           | 0.04              | 0.052           | ns/pF        |
| <b>5 V TTL Output Module Timing<sup>4</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$                                       | Data-to-Pad Low to High          | 2.2                         | 2.5             | 2.8             | 3.3               | 4.6             | ns           |
| $t_{DHL}$                                       | Data-to-Pad High to Low          | 2.8                         | 3.2             | 3.6             | 4.2               | 5.9             | ns           |
| $t_{DHLS}$                                      | Data-to-Pad High to Low—low slew | 6.7                         | 7.7             | 8.7             | 10.2              | 14.3            | ns           |
| $t_{ENZL}$                                      | Enable-to-Pad, Z to L            | 2.1                         | 2.4             | 2.7             | 3.2               | 4.5             | ns           |
| $t_{ENZLS}$                                     | Enable-to-Pad, Z to L—low slew   | 7.4                         | 8.4             | 9.5             | 11.0              | 15.4            | ns           |
| $t_{ENZH}$                                      | Enable-to-Pad, Z to H            | 1.9                         | 2.2             | 2.5             | 2.9               | 4.1             | ns           |
| $t_{ENLZ}$                                      | Enable-to-Pad, L to Z            | 3.6                         | 4.2             | 4.7             | 5.6               | 7.8             | ns           |
| $t_{ENHZ}$                                      | Enable-to-Pad, H to Z            | 2.5                         | 2.9             | 3.3             | 3.9               | 5.4             | ns           |
| $d_{TLH}^3$                                     | Delta Low to High                | 0.014                       | 0.017           | 0.017           | 0.023             | 0.031           | ns/pF        |
| $d_{THL}^3$                                     | Delta High to Low                | 0.023                       | 0.029           | 0.031           | 0.037             | 0.051           | ns/pF        |
| $d_{THLS}^3$                                    | Delta High to Low—low slew       | 0.043                       | 0.046           | 0.057           | 0.066             | 0.089           | ns/pF        |

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                             | <b>Description</b>                     | <b>-3 Speed<sup>1</sup></b> |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|--|-----------------------------|-------------|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
|  |  | <b>Min.</b>                 | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>       | <b>Max.</b>     |              |
| <b>C-Cell Propagation Delays<sup>2</sup></b> |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{PD}$                                     | Internal Array Module                  | 0.8                         | 0.9         | 1.1             | 1.2         | 1.7             | ns          |                   |                 |              |
| <b>Predicted Routing Delays<sup>3</sup></b>  |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{DC}$                                     | FO = 1 Routing Delay, Direct Connect   | 0.1                         | 0.1         | 0.1             | 0.1         | 0.1             | 0.1         | ns                |                 |              |
| $t_{FC}$                                     | FO = 1 Routing Delay, Fast Connect     | 0.3                         | 0.3         | 0.3             | 0.4         | 0.4             | 0.6         | ns                |                 |              |
| $t_{RD1}$                                    | FO = 1 Routing Delay                   | 0.3                         | 0.3         | 0.4             | 0.5         | 0.5             | 0.6         | ns                |                 |              |
| $t_{RD2}$                                    | FO = 2 Routing Delay                   | 0.4                         | 0.5         | 0.5             | 0.6         | 0.6             | 0.8         | ns                |                 |              |
| $t_{RD3}$                                    | FO = 3 Routing Delay                   | 0.5                         | 0.6         | 0.7             | 0.8         | 0.8             | 1.1         | ns                |                 |              |
| $t_{RD4}$                                    | FO = 4 Routing Delay                   | 0.7                         | 0.8         | 0.9             | 1.0         | 1.0             | 1.4         | ns                |                 |              |
| $t_{RD8}$                                    | FO = 8 Routing Delay                   | 1.2                         | 1.4         | 1.5             | 1.8         | 1.8             | 2.5         | ns                |                 |              |
| $t_{RD12}$                                   | FO = 12 Routing Delay                  | 1.7                         | 2.0         | 2.2             | 2.6         | 2.6             | 3.6         | ns                |                 |              |
| <b>R-Cell Timing</b>                         |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{RCO}$                                    | Sequential Clock-to-Q                  | 0.6                         | 0.7         | 0.8             | 0.9         | 1.3             | ns          |                   |                 |              |
| $t_{CLR}$                                    | Asynchronous Clear-to-Q                | 0.5                         | 0.6         | 0.6             | 0.8         | 1.0             | ns          |                   |                 |              |
| $t_{PRESET}$                                 | Asynchronous Preset-to-Q               | 0.6                         | 0.7         | 0.7             | 0.9         | 1.2             | ns          |                   |                 |              |
| $t_{SUD}$                                    | Flip-Flop Data Input Set-Up            | 0.6                         | 0.7         | 0.8             | 0.9         | 1.2             | ns          |                   |                 |              |
| $t_{HD}$                                     | Flip-Flop Data Input Hold              | 0.0                         | 0.0         | 0.0             | 0.0         | 0.0             | ns          |                   |                 |              |
| $t_{WASYN}$                                  | Asynchronous Pulse Width               | 1.2                         | 1.4         | 1.5             | 1.8         | 2.5             | ns          |                   |                 |              |
| $t_{RECASYN}$                                | Asynchronous Recovery Time             | 0.3                         | 0.4         | 0.4             | 0.5         | 0.7             | ns          |                   |                 |              |
| $t_{HASYN}$                                  | Asynchronous Removal Time              | 0.3                         | 0.3         | 0.3             | 0.4         | 0.6             | ns          |                   |                 |              |
| $t_{MPW}$                                    | Clock Pulse Width                      | 1.4                         | 1.6         | 1.8             | 2.1         | 2.9             | ns          |                   |                 |              |
| <b>Input Module Propagation Delays</b>       |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{INYH}$                                   | Input Data Pad to Y High 2.5 V LVC MOS | 0.6                         | 0.7         | 0.8             | 0.9         | 1.2             | ns          |                   |                 |              |
| $t_{INYL}$                                   | Input Data Pad to Y Low 2.5 V LVC MOS  | 1.2                         | 1.3         | 1.5             | 1.8         | 2.5             | ns          |                   |                 |              |
| $t_{INYH}$                                   | Input Data Pad to Y High 3.3 V PCI     | 0.5                         | 0.6         | 0.6             | 0.7         | 1.0             | ns          |                   |                 |              |
| $t_{INYL}$                                   | Input Data Pad to Y Low 3.3 V PCI      | 0.6                         | 0.7         | 0.8             | 0.9         | 1.3             | ns          |                   |                 |              |
| $t_{INYH}$                                   | Input Data Pad to Y High 3.3 V LV TTL  | 0.8                         | 0.9         | 1.0             | 1.2         | 1.6             | ns          |                   |                 |              |
| $t_{INYL}$                                   | Input Data Pad to Y Low 3.3 V LV TTL   | 1.4                         | 1.6         | 1.8             | 2.2         | 3.0             | ns          |                   |                 |              |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-30 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                  | <b>Description</b>                                      | <b>-3 Speed*</b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |   | <b>Min.</b>      | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>Dedicated (Hardwired) Array Clock Networks</b> |   |                  |                 |                 |                   |                 |              |
| $t_{HCKH}$  | Input Low to High<br>(Pad to R-cell Input)              | 1.7              | 2.0             | 2.2             | 2.6               | 4.0             | ns           |
| $t_{HCKL}$  | Input High to Low<br>(Pad to R-cell Input)              | 1.7              | 2.0             | 2.2             | 2.6               | 4.0             | ns           |
| $t_{HPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{HPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{HCKSW}$                                       | Maximum Skew  | 0.6              | 0.6             | 0.7             | 0.8               | 1.3             | ns           |
| $t_{HP}$  | Minimum Period  | 2.8              | 3.2             | 3.6             | 4.2               | 5.8             | ns           |
| $f_{HMAX}$  | Maximum Frequency                                       | 357              | 313             | 278             | 238               | 172             | MHz          |
| <b>Routed Array Clock Networks</b>                |   |                  |                 |                 |                   |                 |              |
| $t_{RCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) | 2.2              | 2.5             | 2.8             | 3.3               | 4.6             | ns           |
| $t_{RCKL}$  | Input High to Low (Light Load)<br>(Pad to R-cell Input) | 2.1              | 2.4             | 2.7             | 3.2               | 4.5             | ns           |
| $t_{RCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   | 2.3              | 2.7             | 3.1             | 3.6               | 5               | ns           |
| $t_{RCKL}$  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   | 2.2              | 2.5             | 2.9             | 3.4               | 4.7             | ns           |
| $t_{RCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  | 2.4              | 2.8             | 3.2             | 3.7               | 5.2             | ns           |
| $t_{RCKL}$  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  | 2.4              | 2.8             | 3.1             | 3.7               | 5.1             | ns           |
| $t_{RPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{RPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (Light Load)                               | 1.0              | 1.1             | 1.3             | 1.5               | 2.1             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (50% Load)                                 | 0.9              | 1.0             | 1.2             | 1.4               | 1.9             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (100% Load)                                | 0.9              | 1.0             | 1.2             | 1.4               | 1.9             | ns           |

**Note:** \*All -3 speed grades have been discontinued.

Table 2-36 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                  | <b>Description</b>                                      | <b>-3 Speed*</b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |   | <b>Min.</b>      | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>Dedicated (Hardwired) Array Clock Networks</b> |   |                  |                 |                 |                   |                 |              |
| $t_{HCKH}$  | Input Low to High<br>(Pad to R-cell Input)              | 1.6              | 1.9             | 2.1             | 2.5               | 3.8             | ns           |
| $t_{HCKL}$  | Input High to Low<br>(Pad to R-cell Input)              | 1.6              | 1.9             | 2.1             | 2.5               | 3.8             | ns           |
| $t_{HPWH}$  | Minimum Pulse Width High                                | 1.5              | 1.7             | 2.0             | 2.3               | 3.2             | ns           |
| $t_{HPWL}$  | Minimum Pulse Width Low                                 | 1.5              | 1.7             | 2.0             | 2.3               | 3.2             | ns           |
| $t_{HCKSW}$                                       | Maximum Skew  | 1.4              | 1.6             | 1.8             | 2.1               | 3.3             | ns           |
| $t_{HP}$  | Minimum Period  | 3.0              | 3.4             | 4.0             | 4.6               | 6.4             | ns           |
| $f_{HMAX}$  | Maximum Frequency                                       | 333              | 294             | 250             | 217               | 156             | MHz          |
| <b>Routed Array Clock Networks</b>                |   |                  |                 |                 |                   |                 |              |
| $t_{RCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) | 2.3              | 2.6             | 2.9             | 3.4               | 4.8             | ns           |
| $t_{RCKL}$  | Input High to Low (Light Load)<br>(Pad to R-cell Input) | 2.8              | 3.2             | 3.7             | 4.3               | 6.0             | ns           |
| $t_{RCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   | 2.4              | 2.8             | 3.2             | 3.7               | 5.2             | ns           |
| $t_{RCKL}$  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   | 2.9              | 3.3             | 3.8             | 4.5               | 6.2             | ns           |
| $t_{RCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  | 2.6              | 3.0             | 3.4             | 4.0               | 5.6             | ns           |
| $t_{RCKL}$  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  | 3.1              | 3.6             | 4.0             | 4.7               | 6.6             | ns           |
| $t_{RPWH}$  | Minimum Pulse Width High                                | 1.5              | 1.7             | 2.0             | 2.3               | 3.2             | ns           |
| $t_{RPWL}$  | Minimum Pulse Width Low                                 | 1.5              | 1.7             | 2.0             | 2.3               | 3.2             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (Light Load)                               | 1.9              | 2.2             | 2.5             | 3.0               | 4.1             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (50% Load)                                 | 1.8              | 2.1             | 2.4             | 2.8               | 3.9             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (100% Load)                                | 1.8              | 2.1             | 2.4             | 2.8               | 3.9             | ns           |
| <b>Quadrant Array Clock Networks</b>              |   |                  |                 |                 |                   |                 |              |
| $t_{QCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) | 2.6              | 3.0             | 3.4             | 4.0               | 5.6             | ns           |
| $t_{QCHKL}$                                       | Input High to Low (Light Load)<br>(Pad to R-cell Input) | 2.6              | 3.0             | 3.3             | 3.9               | 5.5             | ns           |
| $t_{QCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   | 2.8              | 3.2             | 3.6             | 4.3               | 6.0             | ns           |
| $t_{QCHKL}$                                       | Input High to Low (50% Load)<br>(Pad to R-cell Input)   | 2.8              | 3.2             | 3.6             | 4.2               | 5.9             | ns           |

**Note:** \*All -3 speed grades have been discontinued.

| <b>208-Pin PQFP</b> |                          |                          |                          |                          |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX08A Function</b> | <b>A54SX16A Function</b> | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| 141                 | NC                       | I/O                      | I/O                      | I/O                      |
| 142                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 143                 | NC                       | I/O                      | I/O                      | I/O                      |
| 144                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 145                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| 146                 | GND                      | GND                      | GND                      | GND                      |
| 147                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 148                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 149                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 150                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 151                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 152                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 153                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 154                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 155                 | NC                       | I/O                      | I/O                      | I/O                      |
| 156                 | NC                       | I/O                      | I/O                      | I/O                      |
| 157                 | GND                      | GND                      | GND                      | GND                      |
| 158                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 159                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 160                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 161                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 162                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 163                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 164                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 165                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 166                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 167                 | NC                       | I/O                      | I/O                      | I/O                      |
| 168                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 169                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 170                 | NC                       | I/O                      | I/O                      | I/O                      |
| 171                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 172                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 173                 | NC                       | I/O                      | I/O                      | I/O                      |
| 174                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 175                 | I/O                      | I/O                      | I/O                      | I/O                      |

| <b>208-Pin PQFP</b> |                          |                          |                          |                          |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX08A Function</b> | <b>A54SX16A Function</b> | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| 176                 | NC                       | I/O                      | I/O                      | I/O                      |
| 177                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 178                 | I/O                      | I/O                      | I/O                      | QCLKD                    |
| 179                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 180                 | CLKA                     | CLKA                     | CLKA                     | CLKA                     |
| 181                 | CLKB                     | CLKB                     | CLKB                     | CLKB                     |
| 182                 | NC                       | NC                       | NC                       | NC                       |
| 183                 | GND                      | GND                      | GND                      | GND                      |
| 184                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| 185                 | GND                      | GND                      | GND                      | GND                      |
| 186                 | PRA, I/O                 | PRA, I/O                 | PRA, I/O                 | PRA, I/O                 |
| 187                 | I/O                      | I/O                      | I/O                      | V <sub>CCI</sub>         |
| 188                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 189                 | NC                       | I/O                      | I/O                      | I/O                      |
| 190                 | I/O                      | I/O                      | I/O                      | QCLKC                    |
| 191                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 192                 | NC                       | I/O                      | I/O                      | I/O                      |
| 193                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 194                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 195                 | NC                       | I/O                      | I/O                      | I/O                      |
| 196                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 197                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 198                 | NC                       | I/O                      | I/O                      | I/O                      |
| 199                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 200                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 201                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 202                 | NC                       | I/O                      | I/O                      | I/O                      |
| 203                 | NC                       | I/O                      | I/O                      | I/O                      |
| 204                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 205                 | NC                       | I/O                      | I/O                      | I/O                      |
| 206                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 207                 | I/O                      | I/O                      | I/O                      | I/O                      |
| 208                 | TCK, I/O                 | TCK, I/O                 | TCK, I/O                 | TCK, I/O                 |

## 176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

## 329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| K10                 | GND                      | GND                      |
| K11                 | GND                      | GND                      |
| K12                 | GND                      | GND                      |
| K13                 | GND                      | GND                      |
| K14                 | GND                      | GND                      |
| K15                 | GND                      | GND                      |
| K16                 | GND                      | GND                      |
| K17                 | GND                      | GND                      |
| K22                 | I/O                      | I/O                      |
| K23                 | I/O                      | I/O                      |
| K24                 | NC*                      | NC                       |
| K25                 | NC*                      | I/O                      |
| K26                 | NC*                      | I/O                      |
| L1                  | NC*                      | I/O                      |
| L2                  | NC*                      | I/O                      |
| L3                  | I/O                      | I/O                      |
| L4                  | I/O                      | I/O                      |
| L5                  | I/O                      | I/O                      |
| L10                 | GND                      | GND                      |
| L11                 | GND                      | GND                      |
| L12                 | GND                      | GND                      |
| L13                 | GND                      | GND                      |
| L14                 | GND                      | GND                      |
| L15                 | GND                      | GND                      |
| L16                 | GND                      | GND                      |
| L17                 | GND                      | GND                      |
| L22                 | I/O                      | I/O                      |
| L23                 | I/O                      | I/O                      |
| L24                 | I/O                      | I/O                      |
| L25                 | I/O                      | I/O                      |
| L26                 | I/O                      | I/O                      |
| M1                  | NC*                      | NC                       |
| M2                  | I/O                      | I/O                      |
| M3                  | I/O                      | I/O                      |
| M4                  | I/O                      | I/O                      |

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| M5                  | I/O                      | I/O                      |
| M10                 | GND                      | GND                      |
| M11                 | GND                      | GND                      |
| M12                 | GND                      | GND                      |
| M13                 | GND                      | GND                      |
| M14                 | GND                      | GND                      |
| M15                 | GND                      | GND                      |
| M16                 | GND                      | GND                      |
| M17                 | GND                      | GND                      |
| M22                 | I/O                      | I/O                      |
| M23                 | I/O                      | I/O                      |
| M24                 | I/O                      | I/O                      |
| M25                 | NC*                      | I/O                      |
| M26                 | NC*                      | I/O                      |
| N1                  | I/O                      | I/O                      |
| N2                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| N3                  | I/O                      | I/O                      |
| N4                  | I/O                      | I/O                      |
| N5                  | I/O                      | I/O                      |
| N10                 | GND                      | GND                      |
| N11                 | GND                      | GND                      |
| N12                 | GND                      | GND                      |
| N13                 | GND                      | GND                      |
| N14                 | GND                      | GND                      |
| N15                 | GND                      | GND                      |
| N16                 | GND                      | GND                      |
| N17                 | GND                      | GND                      |
| N22                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| N23                 | I/O                      | I/O                      |
| N24                 | I/O                      | I/O                      |
| N25                 | I/O                      | I/O                      |
| N26                 | NC*                      | NC                       |
| P1                  | NC*                      | I/O                      |
| P2                  | NC*                      | I/O                      |
| P3                  | I/O                      | I/O                      |

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| P4                  | I/O                      | I/O                      |
| P5                  | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| P10                 | GND                      | GND                      |
| P11                 | GND                      | GND                      |
| P12                 | GND                      | GND                      |
| P13                 | GND                      | GND                      |
| P14                 | GND                      | GND                      |
| P15                 | GND                      | GND                      |
| P16                 | GND                      | GND                      |
| P17                 | GND                      | GND                      |
| P22                 | I/O                      | I/O                      |
| P23                 | I/O                      | I/O                      |
| P24                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| P25                 | I/O                      | I/O                      |
| P26                 | I/O                      | I/O                      |
| R1                  | NC*                      | I/O                      |
| R2                  | NC*                      | I/O                      |
| R3                  | I/O                      | I/O                      |
| R4                  | I/O                      | I/O                      |
| R5                  | TRST, I/O                | TRST, I/O                |
| R10                 | GND                      | GND                      |
| R11                 | GND                      | GND                      |
| R12                 | GND                      | GND                      |
| R13                 | GND                      | GND                      |
| R14                 | GND                      | GND                      |
| R15                 | GND                      | GND                      |
| R16                 | GND                      | GND                      |
| R17                 | GND                      | GND                      |
| R22                 | I/O                      | I/O                      |
| R23                 | I/O                      | I/O                      |
| R24                 | I/O                      | I/O                      |
| R25                 | NC*                      | I/O                      |
| R26                 | NC*                      | I/O                      |
| T1                  | NC*                      | I/O                      |
| T2                  | NC*                      | I/O                      |

**Note:** \*These pins must be left floating on the A54SX32A device.

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| T3                  | I/O                      | I/O                      |
| T4                  | I/O                      | I/O                      |
| T5                  | I/O                      | I/O                      |
| T10                 | GND                      | GND                      |
| T11                 | GND                      | GND                      |
| T12                 | GND                      | GND                      |
| T13                 | GND                      | GND                      |
| T14                 | GND                      | GND                      |
| T15                 | GND                      | GND                      |
| T16                 | GND                      | GND                      |
| T17                 | GND                      | GND                      |
| T22                 | I/O                      | I/O                      |
| T23                 | I/O                      | I/O                      |
| T24                 | I/O                      | I/O                      |
| T25                 | NC*                      | I/O                      |
| T26                 | NC*                      | I/O                      |
| U1                  | I/O                      | I/O                      |
| U2                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| U3                  | I/O                      | I/O                      |
| U4                  | I/O                      | I/O                      |
| U5                  | I/O                      | I/O                      |
| U10                 | GND                      | GND                      |
| U11                 | GND                      | GND                      |
| U12                 | GND                      | GND                      |
| U13                 | GND                      | GND                      |
| U14                 | GND                      | GND                      |
| U15                 | GND                      | GND                      |
| U16                 | GND                      | GND                      |
| U17                 | GND                      | GND                      |
| U22                 | I/O                      | I/O                      |
| U23                 | I/O                      | I/O                      |
| U24                 | I/O                      | I/O                      |
| U25                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| U26                 | I/O                      | I/O                      |
| V1                  | NC*                      | I/O                      |

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| V2                  | NC*                      | I/O                      |
| V3                  | I/O                      | I/O                      |
| V4                  | I/O                      | I/O                      |
| V5                  | I/O                      | I/O                      |
| V22                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| V23                 | I/O                      | I/O                      |
| V24                 | I/O                      | I/O                      |
| V25                 | NC*                      | I/O                      |
| V26                 | NC*                      | I/O                      |
| W1                  | I/O                      | I/O                      |
| W2                  | I/O                      | I/O                      |
| W3                  | I/O                      | I/O                      |
| W4                  | I/O                      | I/O                      |
| W5                  | I/O                      | I/O                      |
| W22                 | I/O                      | I/O                      |
| W23                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| W24                 | I/O                      | I/O                      |
| W25                 | NC*                      | I/O                      |
| W26                 | NC*                      | I/O                      |
| Y1                  | NC*                      | I/O                      |
| Y2                  | NC*                      | I/O                      |
| Y3                  | I/O                      | I/O                      |
| Y4                  | I/O                      | I/O                      |
| Y5                  | NC*                      | I/O                      |
| Y22                 | I/O                      | I/O                      |
| Y23                 | I/O                      | I/O                      |
| Y24                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| Y25                 | I/O                      | I/O                      |
| Y26                 | I/O                      | I/O                      |

**Note:** \*These pins must be left floating on the A54SX32A device.

## Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

### Unmarked (production)

This datasheet version contains information that is considered to be final.

### Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.