

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	·
Total RAM Bits	
Number of I/O	180
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16a-fg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **General Description**

## Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22  $\mu m$  / 0.25  $\mu m$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

## **SX-A Family Architecture**

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements



### **Clock Resources**

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

#### Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4



#### Figure 1-7 • SX-A HCLK Clock Buffer



#### Figure 1-8 • SX-A Routed Clock Buffer



## PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

#### Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		2.25	2.75	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage		2.0	5.75	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current <sup>1</sup>	V <sub>IN</sub> = 2.7	-	70	μA
I <sub>IL</sub>	Input Low Leakage Current <sup>1</sup>	V <sub>IN</sub> = 0.5	-	-70	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	2.4	-	V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA	-	0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>		-	10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V <sub>OUT</sub> - 1.4)/0.024)	_	mA
	3.1 < V <sub>OUT</sub> < V <sub>CCI</sub> <sup>1</sup>		-	EQ 2-1 on page 2-5	-
	(Test Point) $V_{OUT} = 3.1^{-3}$		-	-142	mA
I <sub>OL(AC)</sub>	Switching Current Low	$V_{OUT} \ge 2.2^{-1}$	95	-	mA
		2.2 > V <sub>OUT</sub> > 0.55 <sup>1</sup>	(V <sub>OUT</sub> /0.023)	_	mA
		0.71 > V <sub>OUT</sub> > 0 <sup>1, 3</sup>	-	EQ 2-2 on page 2-5	-
	(Test Point)	V <sub>OUT</sub> = 0.71 <sup>3</sup>	-	206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015	-	mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load $^4$	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load $^4$	1	5	V/ns

#### Table 2-8 • AC Specifications (5 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





## **Timing Characteristics**

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

## **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

## **Timing Derating**

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

## **Temperature and Voltage Derating Factors**

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T<sub>J</sub> = 70°C, V<sub>CCA</sub> = 2.25 V)

Junction Temperature (T <sub>J</sub> )											
V <sub>CCA</sub>	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C				
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14				
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07				
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99				

## **Timing Characteristics**

#### Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays <sup>1</sup>	-		-		-		•		-
t <sub>PD</sub>	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t <sub>sud</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t <sub>recasyn</sub>	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					1		<b></b>		1
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

#### Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25 V$ ,  $V_{CCI} = 3.0 V$ ,  $T_J = 70^{\circ}$ C)

		-2 Sp	peed	–1 S	peed	Std. S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>							-		
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

#### Table 2-15 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
-----------------------------------	--

		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Networks					1				1
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.7	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

#### Table 2-25 A54SX16A Timing Characteristics

-				
(Worst-Case Commercial	Conditions V	2 2 5 1 / 1	1 2 2 E V	T 70°C)
(worst-case commercial	Conditions v	$r_A = Z.ZO V.V$	$V_{CCI} = Z.ZO V_{C}$	$I_1 = 10^{-1}$
(		.CA =-=		- , - <i>-</i> ,

		-3 Speed <sup>1</sup>	-2 S	peed	–1 Sp	beed	Std.	Speed	–F S	peed	
Parameter	Description	Min. Max	. Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing <sup>2, 3</sup>	•									
t <sub>DLH</sub>	Data-to-Pad Low to High	3.4		3.9		4.5		5.2		7.3	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.6		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	11.6		13.4		15.2		17.9		25.0	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.4		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew	11.8		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	3.4		3.9		4.5		5.2		7.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.1		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.6		3.0		3.3		3.9		5.5	ns
$d_{\text{TLH}}^{4}$	Delta Low to High	0.03		0.037		0.043		0.051		0.071	ns/pF
$d_{\text{THL}}^4$	Delta High to Low	0.01	7	0.017		0.023		0.023		0.037	ns/pF
${\sf d_{THLS}}^4$	Delta High to Low—low slew	0.05	7	0.06		0.071		0.086		0.117	ns/pF

#### Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL]HLS]}$  is the worst case delta value from the datasheet in ns/pF.

#### Table 2-28 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 S	beed <sup>1</sup>	-2 S	peed	–1 Speed		Std. Speed		d –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>2</sup>			- 		-		- 		-		<u> </u>
t <sub>PD</sub>	Internal Array Module		0.8		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays <sup>3</sup>											
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	Ig											<u>.</u>
t <sub>RCO</sub>	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t <sub>sud</sub>	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t <sub>recasyn</sub>	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays											-
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

#### Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

#### Table 2-28 A545X32A Timing Characteristics (Continued)

		-3 Sp	beed <sup>1</sup>	-2 Sp	beed	-1 S	peed	Std. 9	Speed	–F Sp	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

#### (Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$ )

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

#### Table 2-29 A54SX32A Timing Characteristics

(Worst-Case Commercial Condition	<sup>5</sup> V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
----------------------------------	---

		-3 Sp	beed*	–2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks										<u>.</u>
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
Routed Arra	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.0	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

#### Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---

		-3 S	beed*	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPVVL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
<b>Routed Arr</b>	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>rckl</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

#### Table 2-33 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CCI} = 3.0$	V, T <sub>J</sub> = 70°C)
-----------------------------------	-----------------------------------	---------------------------

		–3 Sp	beed <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI Ou	utput Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		1.9		2.2		2.4		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.0		2.3		2.6		3.1		4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.9		2.2		2.4		2.9		4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.0		2.3		2.6		3.1		4.3	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.6		3.0		3.4		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.6		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		9.0		10.4		11.8		13.8		19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.6		3.0		3.4		4.0		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.6		3.0		3.3		3.9		5.5	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  - 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

#### Table 2-35 A545X72A Timing Characteristics (Continued)

		-3 Sp	peed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.8		1.1	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.0		1.2		1.6	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns

### (Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 3.0 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

## Table 2-37 • A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 3.0 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )
---

		-3 Sp	-3 Speed*		peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>QCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.7		1.9		2.2		2.5		3.5	ns
t <sub>QCHKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.7		2		2.2		2.6		3.6	ns
t <sub>QPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QCKSW</sub>	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t <sub>QCKSW</sub>	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t <sub>QCKSW</sub>	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

*Note:* \*All –3 speed grades have been discontinued.

#### Table 2-39 A54SX72A Timing Characteristics

### (Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 2.3 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )

		-3 Sp	eed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing <sup>2, 3</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		3.9		4.5		5.1		6.0		8.4	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.1		3.6		4.1		4.8		6.7	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		12.7		14.6		16.5		19.4		27.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.9		4.5		5.1		6.0		8.4	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.1		3.6		4.1		4.8		6.7	ns
$d_{\text{TLH}}^{4}$	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
$d_{THL}^4$	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
$d_{\text{THLS}}^4$	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

#### Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI})/(C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.



	2	08-Pin PQF	P			2	08-Pin PQF	Ρ	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
71	I/O	I/O	I/O	I/O	106	NC	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O	107	I/O	ΙΟ	I/O	I/O
73	NC	I/O	I/O	I/O	108	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA	109	I/O	ΙΟ	I/O	I/O
75	NC	I/O	I/O	I/O	110	I/O	ΙΟ	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O	111	I/O	ΙΟ	I/O	I/O
77	GND	GND	GND	GND	112	I/O	Ι/O	I/O	I/O
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	113	I/O	Ι/O	I/O	I/O
79	GND	GND	GND	GND	114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
80	NC	NC	NC	NC	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
81	I/O	I/O	I/O	I/O	116	NC	I/O	I/O	GND
82	HCLK	HCLK	HCLK	HCLK	117	I/O	I/O	I/O	V <sub>CCA</sub>
83	I/O	I/O	I/O	V <sub>CCI</sub>	118	I/O	I/O	I/O	I/O
84	I/O	I/O	I/O	QCLKB	119	NC	I/O	I/O	I/O
85	NC	I/O	I/O	I/O	120	I/O	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O	121	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O	122	NC	I/O	I/O	I/O
88	NC	I/O	I/O	I/O	123	I/O	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O	124	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O	125	NC	I/O	I/O	I/O
91	NC	I/O	I/O	I/O	126	I/O	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O	127	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O	128	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O	129	GND	GND	GND	GND
95	I/O	I/O	I/O	I/O	130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
96	I/O	I/O	I/O	I/O	131	GND	GND	GND	GND
97	NC	I/O	I/O	I/O	132	NC	NC	NC	I/O
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	133	I/O	I/O	I/O	I/O
99	I/O	I/O	I/O	I/O	134	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O	135	NC	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O	136	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O	137	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O	138	NC	I/O	I/O	I/O
104	I/O	I/O	I/O	I/O	139	I/O	I/O	I/O	I/O
105	GND	GND	GND	GND	140	I/O	I/O	I/O	I/O

## 144-Pin TQFP



Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



144-Pin TQFP				144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
1	GND	GND	GND	38	I/O	I/O	I/O
2	TDI, I/O	TDI, I/O	TDI, I/O	39	I/O	I/O	I/O
3	I/O	I/O	I/O	40	I/O	I/O	I/O
4	I/O	I/O	I/O	41	I/O	I/O	I/O
5	I/O	I/O	I/O	42	I/O	I/O	I/O
6	I/O	I/O	I/O	43	I/O	I/O	I/O
7	I/O	I/O	I/O	44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
8	I/O	I/O	I/O	45	I/O	I/O	I/O
9	TMS	TMS	TMS	46	I/O	I/O	I/O
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	47	I/O	I/O	I/O
11	GND	GND	GND	48	I/O	I/O	I/O
12	I/O	I/O	I/O	49	I/O	I/O	I/O
13	I/O	I/O	I/O	50	I/O	I/O	I/O
14	I/O	I/O	I/O	51	I/O	I/O	I/O
15	I/O	I/O	I/O	52	I/O	I/O	I/O
16	I/O	I/O	I/O	53	I/O	I/O	I/O
17	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O
18	I/O	I/O	I/O	55	I/O	I/O	I/O
19	NC	NC	NC	56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	57	GND	GND	GND
21	I/O	I/O	I/O	58	NC	NC	NC
22	TRST, I/O	TRST, I/O	TRST, I/O	59	I/O	I/O	I/O
23	I/O	I/O	I/O	60	HCLK	HCLK	HCLK
24	I/O	I/O	I/O	61	I/O	I/O	I/O
25	I/O	I/O	I/O	62	I/O	I/O	I/O
26	I/O	I/O	I/O	63	I/O	I/O	I/O
27	I/O	I/O	I/O	64	I/O	I/O	I/O
28	GND	GND	GND	65	I/O	I/O	I/O
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	66	I/O	I/O	I/O
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	67	I/O	I/O	I/O
31	I/O	I/O	I/O	68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
32	I/O	I/O	I/O	69	I/O	I/O	I/O
33	I/O	I/O	I/O	70	I/O	I/O	I/O
34	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O
35	I/O	I/O	I/O	72	I/O	I/O	I/O
36	GND	GND	GND	73	GND	GND	GND
37	I/O	I/O	I/O	74	I/O	I/O	I/O