

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	111
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16a-fgg144a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization

v5.3 1-3




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

1-6 v5.3

Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V_{CCA} and V_{CCI} do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V_{CCA} voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

Table 1-2 • I/O Features

Function	Description
Input Buffer Threshold Selections	5 V: PCI, TTL
	• 3.3 V: PCI, LVTTL
	• 2.5 V: LVCMOS2 (commercial only)
Flexible Output Driver	• 5 V: PCI, TTL
	• 3.3 V: PCI, LVTTL
	• 2.5 V: LVCMOS2 (commercial only)
Output Buffer	"Hot-Swap" Capability (3.3 V PCI is not hot swappable)
	I/O on an unpowered device does not sink current
	Can be used for "cold-sparing"
	Selectable on an individual I/O basis
	Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.
Power-Up	Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate)
	Enables deterministic power-up of device
	V_{CCA} and V_{CCI} can be powered in any order

Table 1-3 • I/O Characteristics for All I/O Configurations

	•		
	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	0.25 V/ μ s	0.025 V /μs	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μ s	μ s	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2

1-8 v5.3



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

v5.3 1-13

Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
V _{CCI}	DC Supply Voltage for I/Os	-0.3 to +6.0	V
V _{CCA}	DC Supply Voltage for Arrays	-0.3 to +3.0	V
VI	Input Voltage	-0.5 to +5.75	V
V _O	Output Voltage	-0.5 to + V _{CCI} + 0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 • **Recommended Operating Conditions**

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	°C
2.5 V Power Supply Range (V _{CCA} and V _{CCI})	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range (V _{CCI})	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range (V _{CCI})	4.75 to 5.25	4.75 to 5.25	V

Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with V_{CCA} = 2.5 V

Product	V _{CCI} = 2.5 V	V _{CCI} = 3.3 V	V _{CCI} = 5 V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

Table 2-4 • Supply Voltages

V _{CCA}	V _{CCI} *	Maximum Input Tolerance	Maximum Output Drive
2. 5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V


Note: *3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

Table 2-8 • AC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V _{OUT} - 1.4)/0.024)	-	mA
		3.1 < V _{OUT} < V _{CCI} ^{1, 3}	-	EQ 2-1 on page 2-5	-
	(Test Point)	$V_{OUT} = 3.1^{-3}$	-	-142	mA
I _{OL(AC)}	Switching Current Low	V _{OUT} ≥ 2.2 ¹	95	-	mA
		2.2 > V _{OUT} > 0.55 ¹	(V _{OUT} /0.023)	-	mA
		$0.71 > V_{OUT} > 0^{-1, 3}$	-	EQ 2-2 on page 2-5	_
	(Test Point)	$V_{OUT} = 0.71^{3}$	-	206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015	-	mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



2-4 v5.3

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

2-10 v5.3

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JA} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

 θ_{JA} = Junction-to-air thermal resistance

 θ_{IC} = Junction-to-case thermal resistance

 T_1 = Junction temperature

 T_A = Ambient temperature

 T_C = Ambient temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

			$\Theta_{ extsf{JA}}$			
Package Type	Pin Count	θις	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

Output Buffer Delays




Figure 2-4 • Output Buffer Delays

AC Test Loads




Figure 2-5 • AC Test Loads

Input Buffer Delays

C-Cell Delays




Figure 2-6 • Input Buffer Delays




Figure 2-7 • C-Cell Delays

Cell Timing Characteristics




Figure 2-8 • Flip-Flops

2-16 v5.3

Table 2-21 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Units
C-Cell Propa	gation Delays ²	L										
t _{PD}	Internal Array Module		0.9		1.0		1.2		1.4		1.9	ns
Predicted Ro	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		8.0	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		8.0		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns
R-Cell Timin	g			•				•				•
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		8.0		1.0		1.4	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.6		1.9		2.7		ns
t _{RECASYN}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.4		1.7		1.9		2.2		3.0		ns
Input Modu	le Propagation Delays											
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.5		0.6		0.7		0.8		1.1	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		8.0		0.9		1.0		1.1		1.6	ns
t_INYH	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t_INYL	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		8.0		1.0		1.4	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		0.9		1.1		1.2		1.4		2.0	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-26 v5.3

Table 2-24 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} =4.75 V, T_J = 70°C)

		-3 S _I	peed*	-2 S	peed	-1 S	peed	Std.	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f_{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	Routed Array Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

2-30 v5.3

Table 2-25 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S _l	peed	
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	2.5 V LVCMOS Output Module Timing ^{2, 3}											
t _{DLH}	Data-to-Pad Low to High		3.4		3.9		4.5		5.2		7.3	ns
t _{DHL}	Data-to-Pad High to Low		2.6		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.6		13.4		15.2		17.9		25.0	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.4		3.9		4.5		5.2		7.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.6		3.0		3.3		3.9		5.5	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ⁴	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ⁴	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-34 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 4.75 V, T_J = 70°C)

		-3 Speed	-2 9	peed	-1 Speed	Std. S	peed	−F S	peed	
Parameter	Description	Min. Ma	. Min.	Max.	Min. Max.	Min.	Мах.	Min.	Max.	Units
5 V PCI Out	5 V PCI Output Module Timing ²									
t _{DLH}	Data-to-Pad Low to High	2.1		2.4	2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low	2.8		3.2	3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.3		1.5	1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.1		2.4	2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.0		3.5	3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.8		3.2	3.6		4.2		5.9	ns
d_{TLH}^3	Delta Low to High	0.01	6	0.016	0.02		0.022		0.032	ns/pF
d_{THL}^3	Delta High to Low	0.02	6	0.03	0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴									
t _{DLH}	Data-to-Pad Low to High	1.9		2.2	2.5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low	2.5		2.9	3.3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6.6		7.6	8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.1		2.4	2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4		8.4	9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9		2.2	2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.6		4.2	4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5		2.9	3.3		3.9		5.4	ns
d_{TLH}^3	Delta Low to High	0.01	4	0.017	0.017		0.023		0.031	ns/pF
d_{THL}^3	Delta High to Low	0.02	3	0.029	0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.04	3	0.046	0.057		0.066		0.089	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 50 pF loading.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load} * d_{T[LH|HL]HLS}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-36 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 S ₁	eed*	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	rks				ı		ı		ı		
^t нскн	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
^t HCKL	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks	•										
^t rckh	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.3		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.0		4.7		6.6	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.8		2.1		2.4		2.8		3.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.8		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks	•										
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.6		3.0		3.3		3.9		5.5	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
^t qchkl	Input High to Low (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.2		5.9	ns

Note: *All –3 speed grades have been discontinued.

2-44 v5.3

Table 2-39 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	2.5 V LVCMOS Output Module Timing ^{2, 3}											
t _{DLH}	Data-to-Pad Low to High		3.9		4.5		5.1		6.0		8.4	ns
t _{DHL}	Data-to-Pad High to Low		3.1		3.6		4.1		4.8		6.7	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		12.7		14.6		16.5		19.4		27.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.5		5.1		6.0		8.4	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.1		3.6		4.1		4.8		6.7	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

2-50 v5.3

	144-Pi	n TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
75	I/O	1/0	1/0		
76	I/O	I/O	1/0		
77	I/O	I/O	I/O		
78	I/O	1/0	1/0		
79	V_{CCA}	V_{CCA}	V_{CCA}		
80	V _{CCI}	V _{CCI}	V_{CCI}		
81	GND	GND	GND		
82	I/O	I/O	I/O		
83	I/O	I/O	I/O		
84	I/O	I/O	I/O		
85	I/O	I/O	I/O		
86	I/O	I/O	1/0		
87	I/O	I/O	1/0		
88	I/O	I/O	1/0		
89	V _{CCA}	V_{CCA}	V_{CCA}		
90	NC	NC	NC		
91	I/O	I/O	1/0		
92	I/O	I/O	1/0		
93	I/O	1/0	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	I/O		
96	I/O	I/O	I/O		
97	I/O	I/O	I/O		
98	V _{CCA}	V_{CCA}	V_{CCA}		
99	GND	GND	GND		
100	I/O	I/O	I/O		
101	GND	GND	GND		
102	V _{CCI}	V_{CCI}	V _{CCI}		
103	I/O	I/O	I/O		
104	I/O	1/0	I/O		
105	I/O	I/O	I/O		
106	I/O	1/0	I/O		
107	I/O	1/0	I/O		
108	I/O	1/0	I/O		
109	GND	GND	GND		
110	I/O	1/0	I/O		

	144-Pi	n TQFP	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	1/0	1/0
115	V _{CCI}	V _{CCI}	V _{CCI}
116	I/O	1/0	1/0
117	I/O	I/O	1/0
118	I/O	1/0	1/0
119	I/O	1/0	1/0
120	I/O	I/O	1/0
121	I/O	I/O	1/0
122	I/O	1/0	1/0
123	I/O	I/O	1/0
124	I/O	1/0	1/0
125	CLKA	CLKA	CLKA
126	CLKB	CLKB	CLKB
127	NC	NC	NC
128	GND	GND	GND
129	V_{CCA}	V_{CCA}	V_{CCA}
130	1/0	1/0	1/0
131	PRA, I/O	PRA, I/O	PRA, I/O
132	1/0	1/0	1/0
133	1/0	1/0	1/0
134	1/0	1/0	1/0
135	1/0	1/0	1/0
136	1/0	1/0	1/0
137	1/0	1/0	1/0
138	1/0	1/0	1/0
139	I/O	1/0	1/0
140	V _{CCI}	V _{CCI}	V _{CCI}
141	1/0	1/0	1/0
142	I/O	1/0	1/0
143	1/0	1/0	1/0
144	TCK, I/O	TCK, I/O	TCK, I/O

3-10 v5.3



	144-Pi	n FBGA		
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	
A1	I/O	1/0	I/O	
A2	I/O	1/0	I/O	
А3	I/O	1/0	I/O	
A4	I/O	1/0	I/O	
A5	V _{CCA}	V_{CCA}	V_{CCA}	
A6	GND	GND	GND	
A7	CLKA	CLKA	CLKA	
A8	I/O	1/0	I/O	
A9	I/O	1/0	I/O	
A10	I/O	1/0	I/O	
A11	I/O	1/0	I/O	
A12	I/O	1/0	I/O	
B1	I/O	1/0	I/O	
B2	GND	GND	GND	
В3	I/O	1/0	I/O	
B4	I/O	1/0	I/O	
B5	I/O	1/0	I/O	
B6	I/O	1/0	I/O	
В7	CLKB	CLKB	CLKB	
B8	I/O	1/0	I/O	
В9	I/O	1/0	I/O	
B10	I/O	1/0	I/O	
B11	GND	GND	GND	
B12	I/O	1/0	I/O	
C1	I/O	1/0	I/O	
C2	I/O	1/0	I/O	
C3	TCK, I/O	TCK, I/O	TCK, I/O	
C4	I/O	1/0	I/O	
C5	I/O	1/0	1/0	
C6	PRA, I/O	PRA, I/O	PRA, I/O	
C7	I/O	1/0	1/0	
C8	I/O	I/O	1/0	
C9	I/O	1/0	1/0	
C10	I/O	I/O	1/0	
C11	I/O	1/0	I/O	
C12	I/O	1/0	I/O	

144-Pin FBGA								
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function					
D1	I/O	I/O	I/O					
D2	V _{CCI}	V _{CCI}	V _{CCI}					
D3	TDI, I/O	TDI, I/O	TDI, I/O					
D4	I/O	1/0	1/0					
D5	I/O	I/O	I/O					
D6	I/O	I/O	I/O					
D7	I/O	I/O	I/O					
D8	I/O	I/O	I/O					
D9	I/O	I/O	I/O					
D10	I/O	I/O	I/O					
D11	I/O	I/O	I/O					
D12	I/O	I/O	I/O					
E1	I/O	1/0	I/O					
E2	I/O	1/0	I/O					
E3	I/O	1/0	I/O					
E4	I/O	1/0	I/O					
E5	TMS	TMS	TMS					
E6	V _{CCI}	V _{CCI}	V _{CCI}					
E7	V _{CCI}	V _{CCI}	V_{CCI}					
E8	V _{CCI}	V _{CCI}	V_{CCI}					
E9	V_{CCA}	V_{CCA}	V_{CCA}					
E10	I/O	I/O	I/O					
E11	GND	GND	GND					
E12	I/O	I/O	I/O					
F1	I/O	I/O	I/O					
F2	I/O	I/O	I/O					
F3	NC	NC	NC					
F4	I/O	I/O	I/O					
F5	GND	GND	GND					
F6	GND	GND	GND					
F7	GND	GND	GND					
F8	V _{CCI}	V _{CCI}	V _{CCI}					
F9	I/O	I/O	I/O					
F10	GND	GND	GND					
F11	I/O	1/0	I/O					
F12	I/O	I/O	I/O					

v5.3 3-19

	256-Pi	n FBGA	
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
A1	GND	GND	GND
A2	TCK, I/O	TCK, I/O	TCK, I/O
А3	I/O	1/0	1/0
A4	I/O	1/0	1/0
A5	I/O	1/0	1/0
A6	I/O	1/0	1/0
Α7	I/O	1/0	I/O
A8	I/O	1/0	1/0
A9	CLKB	CLKB	CLKB
A10	I/O	1/0	1/0
A11	I/O	1/0	1/0
A12	NC	1/0	1/0
A13	I/O	1/0	I/O
A14	I/O	1/0	1/0
A15	GND	GND	GND
A16	GND	GND	GND
B1	I/O	1/0	1/0
В2	GND	GND	GND
В3	I/O	1/0	I/O
В4	I/O	1/0	I/O
B5	I/O	1/0	I/O
В6	NC	1/0	I/O
В7	I/O	1/0	I/O
В8	V_{CCA}	V_{CCA}	V_{CCA}
В9	I/O	1/0	I/O
B10	I/O	1/0	I/O
B11	NC	1/0	I/O
B12	I/O	1/0	I/O
B13	I/O	1/0	I/O
B14	1/0	1/0	I/O
B15	GND	GND	GND
B16	I/O	1/0	I/O
C1	1/0	1/0	I/O
C2	TDI, I/O	TDI, I/O	TDI, I/O
C3	GND	GND	GND
C4	I/O	1/0	I/O
C5	NC	1/0	I/O

256-Pin FBGA									
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function						
C6	I/O	I/O	I/O						
C7	I/O	I/O	I/O						
C8	I/O	I/O	I/O						
С9	CLKA	CLKA	CLKA						
C10	I/O	I/O	1/0						
C11	I/O	I/O	I/O						
C12	I/O	I/O	I/O						
C13	I/O	I/O	I/O						
C14	I/O	I/O	I/O						
C15	I/O	I/O	I/O						
C16	I/O	I/O	I/O						
D1	I/O	I/O	I/O						
D2	I/O	I/O	I/O						
D3	I/O	I/O	I/O						
D4	I/O	I/O	I/O						
D5	I/O	I/O	I/O						
D6	I/O	1/0	1/0						
D7	I/O	1/0	1/0						
D8	PRA, I/O	PRA, I/O	PRA, I/O						
D9	I/O	I/O	QCLKD						
D10	I/O	I/O	I/O						
D11	NC	I/O	I/O						
D12	I/O	I/O	I/O						
D13	I/O	I/O	I/O						
D14	I/O	I/O	I/O						
D15	I/O	I/O	I/O						
D16	I/O	I/O	I/O						
E1	I/O	I/O	I/O						
E2	I/O	I/O	1/0						
E3	I/O	I/O	1/0						
E4	I/O	I/O	1/0						
E5	I/O	I/O	1/0						
E6	I/O	I/O	1/0						
E7	I/O	I/O	QCLKC						
E8	I/O	I/O	1/0						
E9	I/O	I/O	1/0						
E10	I/O	I/O	I/O						

3-22 v5.3