# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	175
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-fpqg208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SX-A Family FPGAs

## JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'.Bits 11-1 are always '02F', which is the Actel manufacturer code.ction for SX-A devices.

Table 1-7 •	JTAG	Instruction	Code
-------------	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

### Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4
		1	A, B	40B4, 42B4
A54SX16A	0.22 µ	0	9	40B8, 42B8
		1	В	40B8, 42B8
	0.25 µ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 µ	1	В	22BD
A54SX72A	0.22 µ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 µ	1	В	22B2

1-10

## **Probing Capabilities**

SX-A devices also provide an internal probing capability that is accessed with the JT AG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the us er must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the Reserve Probe Pin box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This Reserve option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the Reserve Probe Pin option, Designer Layout will override the Reserve Probe Pin option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

JTAG Mode	TRST <sup>1</sup>	Security Fuse Programmed	PRA, PRB <sup>2</sup>	TDI, TCK, TDO <sup>2</sup>
Dedicated	Low	No	User I/Ô	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/ଫ	User I/Ơ
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

Notes:

1. If the TRST pin is not reserved, the device behavescording to TRST = High as described in the table.

2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as inpubidirectional ports. Since these pins are active during probining put signals will not pass through the pins and may cause contention.

3. If no user signal is assigned to thespins, they will behave as unused I/Os in the mode. Unused pins are automatically triteted by the Designer software.

## **Pin Description**

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quad rant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, re spectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive mu ltiple quadrants. The clock input is buffered prior to cl ocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCspecifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any volt age or be left floating with no effect on the operation of the device. PRA/B, I/O Probe A/B

The Probe pin is used to ou tput data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state ma chine reaches the "logic reset" state. When Silicon Ex plorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary sc an pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machin e reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TC K cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the Reserve JTAG Reset Pin is not selected in Designer.

V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1 . All  $V_{CCI}$  power pins in the device should be connected.

V<sub>CCA</sub> Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1 . All  $V_{CCA}\, power \, pins$  in the device should be connected.

## **Detailed Specifications**

## **Operating Conditions**

Table 2-1 • Absolute Maxi mum Ratings

Symbol	Parameter	Limits	Units
V <sub>CCI</sub>	DC Supply Voltage for I/Os	-0.3 to +6.0	V
V <sub>CCA</sub>	DC Supply Voltage for Arrays	-0.3 to +3.0	V
VI	Input Voltage	-0.5 to +5.75	V
V <sub>O</sub>	Output Voltage	–0.5 to + V <sub>CCI</sub> + 0.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

Note: \*Stresses beyond tose listed under"Absolute Maximum Ratings" may cause permanent damageto the device. Exposure to absolute maximum rated conditionsfor extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions"

 Table 2-2
 Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	¢
2.5 V Power Supply Range ( $V_{CA}$ and $V_{CC}$ )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range (¿C)	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range (¿C)	4.75 to 5.25	4.75 to 5.25	V

## Typical SX-A Standby Current

Table 2-3 •	Typical Standby	Current for SX-A at 25°C with V	<sub>CCA</sub> = 2.5 V
-------------	-----------------	---------------------------------	------------------------

Product	V <sub>CCI</sub> = 2.5 V	V <sub>CCI</sub> = 3.3 V	V <sub>CCI</sub> = 5 V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

#### Table 2-4 • Supply Voltages

V <sub>CCA</sub>	V <sub>CCI</sub> *	Maximum Input Tolerance Ma	ximum Output Drive
2. 5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

Note: \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.