



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-ftqg144">https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-ftqg144</a>




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

Table 2-10 • AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \leq 0.3V_{CCI}$ <sup>1</sup>	-12 $V_{CCI}$	-	mA
		$0.3V_{CCI} \leq V_{OUT} < 0.9V_{CCI}$ <sup>1</sup>	(-17.1( $V_{CCI} - V_{OUT}$ ))	-	mA
		$0.7V_{CCI} < V_{OUT} < V_{CCI}$ <sup>1, 2</sup>	-	EQ 2-3 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.7V_{CC}$ <sup>2</sup>	-	-32 $V_{CCI}$	mA
$I_{OL(AC)}$	Switching Current Low	$V_{CCI} > V_{OUT} \geq 0.6V_{CCI}$ <sup>1</sup>	16 $V_{CCI}$	-	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}$ <sup>1</sup>	(26.7 $V_{OUT}$ )	-	mA
		$0.18V_{CCI} > V_{OUT} > 0$ <sup>1, 2</sup>	-	EQ 2-4 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.18V_{CC}$ <sup>2</sup>	-	38 $V_{CCI}$	mA
$I_{CL}$	Low Clamp Current	$-3 < V_{IN} \leq -1$	$-25 + (V_{IN} + 1)/0.015$	-	mA
$I_{CH}$	High Clamp Current	$V_{CCI} + 4 > V_{IN} \geq V_{CCI} + 1$	$25 + (V_{IN} - V_{CCI} - 1)/0.015$	-	mA
$slew_R$	Output Rise Slew Rate	$0.2V_{CCI} - 0.6V_{CCI}$ load <sup>3</sup>	1	4	V/ns
$slew_F$	Output Fall Slew Rate	$0.6V_{CCI} - 0.2V_{CCI}$ load <sup>3</sup>	1	4	V/ns

**Notes:**

- Refer to the  $V/I$  curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.




Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.




Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

$$I_{OH} = (98.0V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$$

for  $0.7V_{CCI} < V_{OUT} < V_{CCI}$

EQ 2-3

$$I_{OL} = (256V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$$

for  $0V < V_{OUT} < 0.18V_{CCI}$

EQ 2-4

Where:

$C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF

$C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF

$C_{EQI}$  = Equivalent capacitance of input buffers in pF

$C_{EQO}$  = Equivalent capacitance of output buffers in pF

$C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF

$C_{EQHV}$  = Variable capacitance of HCLK in pF

$C_{EQHF}$  = Fixed capacitance of HCLK in pF

$C_L$  = Output lead capacitance in pF

$f_m$  = Average logic module switching rate in MHz

$f_n$  = Average input buffer switching rate in MHz

$f_p$  = Average output buffer switching rate in MHz

$f_{q1}$  = Average CLKA rate in MHz

$f_{q2}$  = Average CLKB rate in MHz

$f_{s1}$  = Average HCLK rate in MHz

$m$  = Number of logic modules switching at  $f_m$

$n$  = Number of input buffers switching at  $f_n$

$p$  = Number of output buffers switching at  $f_p$

$q_1$  = Number of clock loads on CLKA

$q_2$  = Number of clock loads on CLKB

$r_1$  = Fixed capacitance due to CLKA

$r_2$  = Fixed capacitance due to CLKB

$s_1$  = Number of clock loads on HCLK

$x$  = Number of I/Os at logic low

$y$  = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Combinatorial modules ( $C_{EQCM}$ )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules ( $C_{EQCM}$ )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers ( $C_{EQI}$ )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers ( $C_{EQO}$ )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks ( $C_{EQCR}$ )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable ( $C_{EQHV}$ )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A ( $r_1$ )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

## Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$\theta_{JA} = 17.1^\circ\text{C/W}$  is taken from Table 2-12 on page 2-11

$T_A = 125^\circ\text{C}$  is the maximum limit of ambient (from the datasheet)

$$\text{Max. Allowed Power} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{17.1^\circ\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

## Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

## Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$T_J = 110^\circ\text{C}$

$T_A = 70^\circ\text{C}$

From the datasheet:

$\theta_{JA} = 18.0^\circ\text{C/W}$

$\theta_{JC} = 3.2^\circ\text{C/W}$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{18.0^\circ\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{3.00 \text{ W}} = 13.33^\circ\text{C/W}$$

EQ 2-13

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

## Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.9	1.1	1.2	1.7	ns				
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.4	0.4	0.5	0.5	0.6	0.6	ns
$t_{RD3}$	FO = 1 Routing Delay	0.3	0.4	0.5	0.6	0.6	0.7	0.8	0.9	ns
$t_{RD4}$	FO = 2 Routing Delay	0.5	0.5	0.6	0.6	0.7	0.7	0.8	0.8	ns
$t_{RD8}$	FO = 3 Routing Delay	0.6	0.7	0.8	0.8	0.9	0.9	1.1	1.1	ns
$t_{RD12}$	FO = 4 Routing Delay	0.8	0.9	1	1	1.1	1.2	1.4	1.4	ns
$t_{RD16}$	FO = 8 Routing Delay	1.4	1.5	1.8	1.8	2.0	2.0	2.5	2.5	ns
$t_{RD32}$	FO = 12 Routing Delay	2	2.2	2.6	2.6	2.8	2.8	3.6	3.6	ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.7	0.8	0.9	0.9	1.0	1.0	1.3	1.3	ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.6	0.6	0.8	0.8	1.0	1.0	1.0	1.0	ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4	1.5	1.8	1.8	2.5	2.5	2.5	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.4	0.4	0.5	0.5	0.7	0.7	0.7	0.7	ns
$t_{HASYN}$	Asynchronous Hold Time	0.3	0.3	0.4	0.4	0.6	0.6	0.6	0.6	ns
$t_{MPW}$	Clock Pulse Width	1.6	1.8	2.1	2.1	2.9	2.9	2.9	2.9	ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.8	0.9	1.0	1.0	1.4	1.4	1.4	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.0	1.2	1.4	1.4	1.9	1.9	1.9	1.9	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.6	0.6	0.7	0.7	1.0	1.0	1.0	1.0	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	0.9	1.3	1.3	1.3	1.3	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LVTTL	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LVTTL	1.0	1.1	1.3	1.3	1.8	1.8	1.8	1.8	ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-18 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>2.5 V LVCMOS Output Module Timing<sup>1,2</sup></b>										
$t_{DLH}$	Data-to-Pad Low to High	3.9	4.4	5.2	7.2	ns				
$t_{DHL}$	Data-to-Pad High to Low	3.0	3.4	3.9	5.5	ns				
$t_{DHLS}$	Data-to-Pad High to Low—low slew	13.3	15.1	17.7	24.8	ns				
$t_{ENZL}$	Enable-to-Pad, Z to L	2.8	3.2	3.7	5.2	ns				
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	13.7	15.5	18.2	25.5	ns				
$t_{ENZH}$	Enable-to-Pad, Z to H	3.9	4.4	5.2	7.2	ns				
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.3	4.7	ns				
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.0	3.4	3.9	5.5	ns				
$d_{TLH}^3$	Delta Low to High	0.037	0.043	0.051	0.071	ns/pF				
$d_{THL}^3$	Delta High to Low	0.017	0.023	0.023	0.037	ns/pF				
$d_{THLS}^3$	Delta High to Low—low slew	0.06	0.071	0.086	0.117	ns/pF				

**Note:**

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-20 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>1</sup></b>									
$t_{DLH}$	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.6	5.9	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.5	1.7	2.0	2.2	2.8	3.2	3.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.5	3.9	4.6	5.0	5.9	6.4	7.0	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$d_{TLH}^2$	Delta Low to High	0.016	0.02	0.022	0.025	0.032	0.035	0.042	ns/pF
$d_{THL}^2$	Delta High to Low	0.03	0.032	0.04	0.045	0.052	0.055	0.062	ns/pF
<b>5 V TTL Output Module Timing<sup>3</sup></b>									
$t_{DLH}$	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	7.6	8.6	10.1	11.0	14.2	15.4	17.0	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.7	3.2	3.5	4.5	4.8	5.2	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	8.4	9.5	11.0	12.0	15.4	16.5	18.0	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.5	4.8	5.2	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	4.2	4.7	5.6	6.0	7.8	8.2	8.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.9	6.2	6.8	ns
$d_{TLH}$	Delta Low to High	0.017	0.017	0.023	0.023	0.031	0.031	0.035	ns/pF
$d_{THL}$	Delta High to Low	0.029	0.031	0.037	0.037	0.051	0.051	0.055	ns/pF
$d_{THLS}$	Delta High to Low—low slew	0.046	0.057	0.066	0.070	0.089	0.092	0.100	ns/pF

**Notes:**

1. Delays based on 50 pF loading.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-21 • A54SX16A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.5	0.6	0.7	0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.7	0.8	0.9	1.1	1.5	ns
$t_{IYH}$	Input Data Pad to Y High 5 V TTL	0.5	0.5	0.6	0.7	0.9	ns
$t_{IYL}$	Input Data Pad to Y Low 5 V TTL	0.7	0.8	0.9	1.1	1.5	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>							
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.3	0.4	0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	0.8	2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-27 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.2	2.5	2.8	3.3	4.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.7	7.7	8.7	10.2	14.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-30 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.5	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.3	2.7	3.1	3.6	5	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.4	2.8	3.2	3.7	5.2	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.8	3.1	3.7	5.1	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-31 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	1.9	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.7	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.5	2.8	3.3	4.5	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.6	2.9	3.4	4.7	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.8	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.8	3.1	3.7	5.2	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-35 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>		
<b>C-Cell Propagation Delays<sup>2</sup></b>											
$t_{PD}$	Internal Array Module	1.0		1.1		1.3		1.5		2.0	ns
<b>Predicted Routing Delays<sup>3</sup></b>											
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns	
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3		0.3		0.3		0.4		0.6	ns
$t_{RD1}$	FO = 1 Routing Delay	0.3		0.3		0.4		0.5		0.7	ns
$t_{RD2}$	FO = 2 Routing Delay	0.4		0.5		0.6		0.7		1	ns
$t_{RD3}$	FO = 3 Routing Delay	0.5		0.7		0.8		0.9		1.3	ns
$t_{RD4}$	FO = 4 Routing Delay	0.7		0.9		1		1.1		1.5	ns
$t_{RD8}$	FO = 8 Routing Delay	1.2		1.5		1.7		2.1		2.9	ns
$t_{RD12}$	FO = 12 Routing Delay	1.7		2.2		2.5		3		4.2	ns
<b>R-Cell Timing</b>											
$t_{RCO}$	Sequential Clock-to-Q	0.7		0.8		0.9		1.1		1.5	ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.6		0.7		0.7		0.9		1.2	ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.8		1.0		1.4	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4	ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0	ns
$t_{WASYN}$	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7	ns
$t_{HASYN}$	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6	ns
$t_{MPW}$	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2	ns
<b>Input Module Propagation Delays</b>											
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.6		0.7		0.8		0.9		1.3	ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	0.8		1.0		1.1		1.3		1.7	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.6		0.7		0.7		0.9		1.2	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7		0.8		0.9		1.0		1.4	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.7		0.7		0.8		1.0		1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	1.0		1.2		1.3		1.5		2.1	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-35 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.8	1.1	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.0	1.2	1.6	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL	0.7	0.8	0.9	1.0	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL	0.9	1.1	1.2	1.4	1.9	ns
<b>Input Module Predicted Routing Delays<sup>3</sup></b>							
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.7	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.4	0.5	0.6	0.7	1	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.5	0.7	0.8	0.9	1.3	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.7	0.9	1	1.1	1.5	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.2	1.5	1.7	2.1	2.9	ns
$t_{IRD12}$	FO = 12 Routing Delay	1.7	2.2	2.5	3	4.2	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-40 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.3	2.7	3.0	3.6	5.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.5	2.9	3.2	3.8	5.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.3	2.7	3.0	3.6	5.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.2	3.8	5.3	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	3.2	3.7	4.2	5.0	6.9	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.7	4.2	4.9	6.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	10.3	11.9	13.5	15.8	22.2	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.2	3.7	4.2	5.0	6.9	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.7	4.2	4.9	6.9	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.


---

# Package Pin Assignments

---

## 208-Pin PQFP

---



---

Figure 3-1 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
T3	I/O	I/O
T4	I/O	I/O
T5	I/O	I/O
T10	GND	GND
T11	GND	GND
T12	GND	GND
T13	GND	GND
T14	GND	GND
T15	GND	GND
T16	GND	GND
T17	GND	GND
T22	I/O	I/O
T23	I/O	I/O
T24	I/O	I/O
T25	NC*	I/O
T26	NC*	I/O
U1	I/O	I/O
U2	V <sub>CCI</sub>	V <sub>CCI</sub>
U3	I/O	I/O
U4	I/O	I/O
U5	I/O	I/O
U10	GND	GND
U11	GND	GND
U12	GND	GND
U13	GND	GND
U14	GND	GND
U15	GND	GND
U16	GND	GND
U17	GND	GND
U22	I/O	I/O
U23	I/O	I/O
U24	I/O	I/O
U25	V <sub>CCI</sub>	V <sub>CCI</sub>
U26	I/O	I/O
V1	NC*	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
V2	NC*	I/O
V3	I/O	I/O
V4	I/O	I/O
V5	I/O	I/O
V22	V <sub>CCA</sub>	V <sub>CCA</sub>
V23	I/O	I/O
V24	I/O	I/O
V25	NC*	I/O
V26	NC*	I/O
W1	I/O	I/O
W2	I/O	I/O
W3	I/O	I/O
W4	I/O	I/O
W5	I/O	I/O
W22	I/O	I/O
W23	V <sub>CCA</sub>	V <sub>CCA</sub>
W24	I/O	I/O
W25	NC*	I/O
W26	NC*	I/O
Y1	NC*	I/O
Y2	NC*	I/O
Y3	I/O	I/O
Y4	I/O	I/O
Y5	NC*	I/O
Y22	I/O	I/O
Y23	I/O	I/O
Y24	V <sub>CCI</sub>	V <sub>CCI</sub>
Y25	I/O	I/O
Y26	I/O	I/O

**Note:** \*These pins must be left floating on the A54SX32A device.

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

<b>Previous Version</b>	<b>Changes in Current Version (v5.3)</b>	<b>Page</b>
v5.2 (June 2006)	–3 speed grades have been discontinued. The "SX-A Timing Model" was updated with –2 data.	N/A 2-14
v5.1 February 2005	RoHS information was added to the "Ordering Information". The "Programming" section was updated.	ii 1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. The "Thermal Characteristics" section was updated. The "176-Pin TQFP" was updated to add pins 81 to 90. The "484-Pin FBGA" was updated to add pins R4 to Y26	i 2-11 3-11 3-26
v4.0	The "Temperature Grade Offering" is new. The "Speed Grade and Temperature Grade Matrix" is new. "SX-A Family Architecture" was updated. "Clock Resources" was updated. "User Security" was updated. "Power-Up/Down and Hot Swapping" was updated. "Dedicated Mode" is new Table 1-5 is new. "JTAG Instructions" is new "Design Considerations" was updated. The "Programming" section is new. "Design Environment" was updated. "Pin Description" was updated. Table 2-1 was updated. Table 2-2 was updated. Table 2-3 is new. Table 2-4 is new. Table 2-5 was updated. Table 2-6 was updated. "Power Dissipation" is new. Table 2-11 was updated.	1-iii 1-iii 1-1 1-5 1-7 1-7 1-9 1-9 1-10 1-12 1-13 1-13 1-15 2-1 2-1 2-1 2-1 2-2 2-2 2-8 2-9