



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-tqg100m">https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-tqg100m</a>

## Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the *Libero IDE flow* diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.


For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

Table 2-8 • AC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \leq 1.4$ <sup>1</sup>	-44	-	mA
		$1.4 \leq V_{OUT} < 2.4$ <sup>1, 2</sup>	$(-44 + (V_{OUT} - 1.4)/0.024)$	-	mA
		$3.1 < V_{OUT} < V_{CCI}$ <sup>1, 3</sup>	-	EQ 2-1 on page 2-5	-
	(Test Point)	$V_{OUT} = 3.1$ <sup>3</sup>	-	-142	mA
$I_{OL(AC)}$	Switching Current Low	$V_{OUT} \geq 2.2$ <sup>1</sup>	95	-	mA
		$2.2 > V_{OUT} > 0.55$ <sup>1</sup>	$(V_{OUT}/0.023)$	-	mA
		$0.71 > V_{OUT} > 0$ <sup>1, 3</sup>	-	EQ 2-2 on page 2-5	-
	(Test Point)	$V_{OUT} = 0.71$ <sup>3</sup>	-	206	mA
$I_{CL}$	Low Clamp Current	$-5 < V_{IN} \leq -1$	$-25 + (V_{IN} + 1)/0.015$	-	mA
$slew_R$	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
$slew_F$	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

**Notes:**

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



## Thermal Characteristics

### Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JA} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_C$  = Ambient temperature
- $P$  = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	$\theta_{JC}$	$\theta_{JA}$			Units
			Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

#### Notes:

- The A54SX08A PQ208 has no heat spreader.
- The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

$$\theta_{CS} = 0.37^{\circ}C/W$$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

$$\theta_{SA} = \text{thermal resistance of the heat sink in } ^{\circ}C/W$$

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$$

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of  $9.76^{\circ}C/W$  or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

Table 2-14 • A54SX08A Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

**Notes:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## SX-A Family FPGAs

Table 2-21 • A54SX16A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>2</sup></b>												
$t_{PD}$	Internal Array Module	0.9		1.0		1.2		1.4		1.9		ns
<b>Predicted Routing Delays<sup>3</sup></b>												
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		0.1		ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3		0.3		0.3		0.4		0.6		ns
$t_{RD1}$	FO = 1 Routing Delay	0.3		0.3		0.4		0.5		0.6		ns
$t_{RD2}$	FO = 2 Routing Delay	0.4		0.5		0.5		0.6		0.8		ns
$t_{RD3}$	FO = 3 Routing Delay	0.5		0.6		0.7		0.8		1.1		ns
$t_{RD4}$	FO = 4 Routing Delay	0.7		0.8		0.9		1		1.4		ns
$t_{RD8}$	FO = 8 Routing Delay	1.2		1.4		1.5		1.8		2.5		ns
$t_{RD12}$	FO = 12 Routing Delay	1.7		2		2.2		2.6		3.6		ns
<b>R-Cell Timing</b>												
$t_{RCO}$	Sequential Clock-to-Q	0.6		0.7		0.8		0.9		1.3		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.6		0.8		1.0		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.8		1.0		1.4		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.3		1.5		1.6		1.9		2.7		ns
$t_{REASYN}$	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
$t_{HASYN}$	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
$t_{MPW}$	Clock Minimum Pulse Width	1.4		1.7		1.9		2.2		3.0		ns
<b>Input Module Propagation Delays</b>												
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVCMOS	0.5		0.6		0.7		0.8		1.1		ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVCMOS	0.8		0.9		1.0		1.1		1.6		ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5		0.6		0.6		0.7		1.0		ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7		0.8		0.9		1.0		1.4		ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LVTTTL	0.7		0.7		0.8		1.0		1.4		ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LVTTTL	0.9		1.1		1.2		1.4		2.0		ns

### Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-27 • A54SX16A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>5 V PCI Output Module Timing<sup>2</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
$t_{DHL}$	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		2.2		2.5		2.8		3.3		4.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
$d_{TLH}^3$	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
$d_{THL}^3$	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
$t_{DHL}$	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew		6.7		7.7		8.7		10.2		14.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
$d_{TLH}^3$	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
$d_{THL}^3$	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-32 • A54SX32A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>2.5 V LVCMOS Output Module Timing<sup>2,3</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High		3.3		3.8		4.2		5.0		7.0	ns
$t_{DHL}$	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew		11.1		12.8		14.5		17.0		23.8	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		3.3		3.8		4.2		5.0		7.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
$d_{TLH}^4$	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
$d_{THL}^4$	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
$d_{THLS}^4$	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

**Note:**

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-34 • A54SX32A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>5 V PCI Output Module Timing<sup>2</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High	2.1	2.4	2.8	3.2	3.6	4.2	4.5	ns			
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	4.5	5.9	ns				
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	4.5	ns				
$t_{ENZH}$	Enable-to-Pad, Z to H	2.1	2.4	2.8	3.2	3.6	4.2	5.9	ns			
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns					
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns					
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF					
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF					
<b>5 V TTL Output Module Timing<sup>4</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High	1.9	2.2	2.5	2.9	4.1	ns					
$t_{DHL}$	Data-to-Pad High to Low	2.5	2.9	3.3	3.9	5.4	ns					
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.6	7.6	8.6	10.1	14.2	ns					
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns					
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns					
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns					
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns					
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns					
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF					
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF					
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF					

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

## SX-A Family FPGAs

Table 2-35 • A54SX72A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>2</sup></b>												
$t_{PD}$	Internal Array Module	1.0		1.1		1.3		1.5		2.0		ns
<b>Predicted Routing Delays<sup>3</sup></b>												
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		0.1		ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3		0.3		0.3		0.4		0.6		ns
$t_{RD1}$	FO = 1 Routing Delay	0.3		0.3		0.4		0.5		0.7		ns
$t_{RD2}$	FO = 2 Routing Delay	0.4		0.5		0.6		0.7		1		ns
$t_{RD3}$	FO = 3 Routing Delay	0.5		0.7		0.8		0.9		1.3		ns
$t_{RD4}$	FO = 4 Routing Delay	0.7		0.9		1		1.1		1.5		ns
$t_{RD8}$	FO = 8 Routing Delay	1.2		1.5		1.7		2.1		2.9		ns
$t_{RD12}$	FO = 12 Routing Delay	1.7		2.2		2.5		3		4.2		ns
<b>R-Cell Timing</b>												
$t_{RCO}$	Sequential Clock-to-Q	0.7		0.8		0.9		1.1		1.5		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.6		0.7		0.7		0.9		1.2		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.8		1.0		1.4		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
$t_{REASYN}$	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
$t_{HASYN}$	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
$t_{MPW}$	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
<b>Input Module Propagation Delays</b>												
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVCMOS	0.6		0.7		0.8		0.9		1.3		ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVCMOS	0.8		1.0		1.1		1.3		1.7		ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.6		0.7		0.7		0.9		1.2		ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7		0.8		0.9		1.0		1.4		ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LVTTTL	0.7		0.7		0.8		1.0		1.4		ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LVTTTL	1.0		1.2		1.3		1.5		2.1		ns

### Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## SX-A Family FPGAs

Table 2-36 • A54SX72A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed*		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Networks</b>												
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
$t_{HPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
$t_{HPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
$t_{HCKSW}$	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
$t_{HP}$	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
$f_{HMAX}$	Maximum Frequency		333		294		250		217		156	MHz
<b>Routed Array Clock Networks</b>												
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		2.9		3.4		4.8	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.7		4.3		6.0	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.3		3.8		4.5		6.2	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.0		4.7		6.6	ns
$t_{RPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
$t_{RPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
$t_{RCKSW}$	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)		1.8		2.1		2.4		2.8		3.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)		1.8		2.1		2.4		2.8		3.9	ns
<b>Quadrant Array Clock Networks</b>												
$t_{QCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
$t_{QCHL}$	Input High to Low (Light Load) (Pad to R-cell Input)		2.6		3.0		3.3		3.9		5.5	ns
$t_{QCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
$t_{QCHL}$	Input High to Low (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.2		5.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-40 • A54SX72A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High		2.3		2.7		3.0		3.6		5.0	ns
$t_{DHL}$	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		2.3		2.7		3.0		3.6		5.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
$d_{TLH}^3$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High		3.2		3.7		4.2		5.0		6.9	ns
$t_{DHL}$	Data-to-Pad High to Low		3.2		3.7		4.2		4.9		6.9	ns
$t_{DHLs}$	Data-to-Pad High to Low—low slew		10.3		11.9		13.5		15.8		22.2	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		3.2		3.7		4.2		5.0		6.9	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		3.2		3.7		4.2		4.9		6.9	ns
$d_{TLH}^3$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

# 144-Pin TQFP




Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
1	GND
2	TDI, I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	TMS
11	V <sub>CCI</sub>
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	GND
22	V <sub>CCA</sub>
23	GND
24	I/O
25	TRST, I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	I/O
32	V <sub>CCI</sub>
33	V <sub>CCA</sub>
34	I/O
35	I/O
36	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	GND
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	V <sub>CCI</sub>
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	PRB, I/O
65	GND
66	V <sub>CCA</sub>
67	NC
68	I/O
69	HCLK
70	I/O
71	I/O
72	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	V <sub>CCI</sub>
83	I/O
84	I/O
85	I/O
86	I/O
87	TDO, I/O
88	I/O
89	GND
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	V <sub>CCA</sub>
99	V <sub>CCI</sub>
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	GND

176-Pin TQFP	
Pin Number	A54SX32A Function
109	V <sub>CCA</sub>
110	GND
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	V <sub>CCA</sub>
123	GND
124	V <sub>CCI</sub>
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	I/O
132	I/O
133	GND
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	V <sub>CCI</sub>
141	I/O
142	I/O
143	I/O
144	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
D11	V <sub>CCA</sub>
D12	NC
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V <sub>CCI</sub>
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V <sub>CCA</sub>
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	NC
L10	GND
L11	GND
L12	GND
L13	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
L14	GND
L20	NC
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V <sub>CCA</sub>
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V <sub>CCA</sub>
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	TRST, I/O
N3	I/O
N4	I/O
N10	GND
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V <sub>CCA</sub>
U4	I/O
U20	I/O
U21	V <sub>CCA</sub>
U22	I/O
U23	I/O
V1	V <sub>CCI</sub>
V2	I/O
V3	I/O
V4	I/O
V20	I/O
V21	I/O

# 144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
P15	I/O	I/O	I/O
P16	I/O	I/O	I/O
R1	I/O	I/O	I/O
R2	GND	GND	GND
R3	I/O	I/O	I/O
R4	NC	I/O	I/O
R5	I/O	I/O	I/O
R6	I/O	I/O	I/O
R7	I/O	I/O	I/O
R8	I/O	I/O	I/O
R9	HCLK	HCLK	HCLK
R10	I/O	I/O	QCLKB
R11	I/O	I/O	I/O
R12	I/O	I/O	I/O
R13	I/O	I/O	I/O
R14	I/O	I/O	I/O
R15	GND	GND	GND
R16	GND	GND	GND
T1	GND	GND	GND
T2	I/O	I/O	I/O
T3	I/O	I/O	I/O
T4	NC	I/O	I/O
T5	I/O	I/O	I/O
T6	I/O	I/O	I/O
T7	I/O	I/O	I/O
T8	I/O	I/O	I/O
T9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
T10	I/O	I/O	I/O
T11	I/O	I/O	I/O
T12	NC	I/O	I/O
T13	I/O	I/O	I/O
T14	I/O	I/O	I/O
T15	TDO, I/O	TDO, I/O	TDO, I/O
T16	GND	GND	GND

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2 (June 2006)	–3 speed grades have been discontinued.	N/A
	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1 February 2005	RoHS information was added to the "Ordering Information".	ii
	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
Table 2-11 was updated.	2-9	