

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16a-tqg144m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Notes:

- 1. For more information about the CQFP package options, refer to the HiRel SX-A datasheet.
- 2. All –3 speed grades have been discontinued.

Device Resources

		User I/Os (Including Clock Buffers)									
Device	208-Pin PQFP	100-Pin TQFP	144-Pin TQFP	176-Pin TQFP	329-Pin PBGA	144-Pin FBGA	256-Pin FBGA	484-Pin FBGA			
A54SX08A	130	81	113	-	-	111	-	_			
A54SX16A	175	81	113	-	-	111	180	-			
A54SX32A	174	81	113	147	249	111	203	249			
A54SX72A	171	_	_	-	_	_	203	360			

Notes: Package Definitions: PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array

ii v5.3

Logic Module Design

The SX-A family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

1-2 v5.3




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v5.3

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

			Comm	ercial	Indu	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V _{OH}	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -1 \text{ mA})$	0.9 V _{CCI}		0.9 V _{CCI}		V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -8 \text{ mA})$	2.4		2.4		V
V _{OL}	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 1 mA)		0.4		0.4	V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 12 mA)		0.4		0.4	V
V _{IL}	Input Low Voltage			8.0		0.8	V
V _{IH}	Input High Voltage		2.0	5.75	2.0	5.75	V
I _{IL} /I _{IH}	Input Leakage Current, $V_{IN} = V_{CCI}$ or GND		-10	10	-10	10	μΑ
I _{OZ}	Tristate Output Leakage Current		-10	10	-10	10	μΑ
t _R , t _F	Input Transition Time t _R , t _F			10		10	ns
C _{IO}	I/O Capacitance			10		10	рF
I _{CC}	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web	O.			•		•

Note: *The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

Table 2-6 • 2.5 V LVCMOS2 Electrical Specifications

			Comn	nercial	Indu		
Symbol	Parameter			Мах.	Min.	Max.	Units
V _{OH}	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -100 \mu\text{A})$	2.1		2.1		V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -1 \text{ mA})$	2.0		2.0		V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OH} =2 mA)	1.7		1.7		V
V _{OL}	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 100 μA)		0.2		0.2	V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 1 mA)		0.4		0.4	V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 2 mA)		0.7		0.7	V
V _{IL}	Input Low Voltage, V _{OUT} ≤ V _{VOL(max)}		-0.3	0.7	-0.3	0.7	V
V _{IH}	Input High Voltage, V _{OUT} ≥ V _{VOH(min)}		1.7	5.75	1.7	5.75	V
I _{IL} /I _{IH}	Input Leakage Current, V _{IN} = V _{CCI} or GND		-10	10	-10	10	μΑ
I _{OZ}	Tristate Output Leakage Current, $V_{OUT} = V_{CCI}$ or GND		-10	10	-10	10	μΑ
t _R , t _F	Input Transition Time t _R , t _F			10		10	ns
C _{IO}	I/O Capacitance			10		10	рF
I _{CC}	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						-

Note: *The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.


2-2 v5.3

Table 2-10 • AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	0 < V _{OUT} ≤ 0.3V _{CCI} ¹	−12V _{CCI}	-	mA
		$0.3V_{CCI} \le V_{OUT} < 0.9V_{CCI}^{1}$	(–17.1(V _{CCI} – V _{OUT}))	-	mA
		$0.7V_{CCI} < V_{OUT} < V_{CCI}^{1, 2}$	-	EQ 2-3 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.7V_{CC}^2$	-	−32V _{CCI}	mA
I _{OL(AC)}	Switching Current Low	$V_{CCI} > V_{OUT} \ge 0.6 V_{CCI}^{1}$	16V _{CCI}	-	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}^{1}$	(26.7V _{OUT})	-	mA
		$0.18V_{CCI} > V_{OUT} > 0^{-1, 2}$	-	EQ 2-4 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.18V_{CC}^{2}$	-	38V _{CCI}	mA
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	−25 + (V _{IN} + 1)/0.015	_	mA
I _{CH}	High Clamp Current	$V_{CCI} + 4 > V_{IN} \ge V_{CCI} + 1$	25 + (V _{IN} – V _{CCI} – 1)/0.015	_	mA
slew _R	Output Rise Slew Rate	0.2V _{CCI} - 0.6V _{CCI} load ³	1	4	V/ns
slew _F	Output Fall Slew Rate	0.6V _{CCI} - 0.2V _{CCI} load ³	1	4	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



2-6 v5.3

Where:

C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF

 C_{FOSM} = Equivalent capacitance of sequential modules (R-Cells) in pF

C_{EOI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

C_{EOCR} = Equivalent capacitance of CLKA/B in pF

 C_{EQHV} = Variable capacitance of HCLK in pF

 C_{EOHF} = Fixed capacitance of HCLK in pF

C_{L =} Output lead capacitance in pF

 f_m = Average logic module switching rate in MHz

 f_n = Average input buffer switching rate in MHz

 f_p = Average output buffer switching rate in MHz

 f_{q1} = Average CLKA rate in MHz

 f_{q2} = Average CLKB rate in MHz

 f_{s1} = Average HCLK rate in MHz

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at fp

 q_1 = Number of clock loads on CLKA

 q_2 = Number of clock loads on CLKB

 r_1 = Fixed capacitance due to CLKA

 r_2 = Fixed capacitance due to CLKB

s₁ = Number of clock loads on HCLK

x = Number of I/Os at logic low

y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C _{EQCM})	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C _{EQCM})	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C _{EQI})	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C _{EQO})	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C _{EQCR})	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C _{EQHV})	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C _{EQHF})	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r ₁)	35.00 pF	50.00 pF	90.00 pF	310.00 pF

v5.3 2-9

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

2-10 v5.3

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

 θ_{IA} = 17.1°C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{\text{JA}}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

 $T_J = 110$ °C

 $T_A = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0$ °C/W

 $\theta_{JC} = 3.2 \, ^{\circ}C/W$

$$P = \frac{Max \ Junction \ Temp - Max. \ Ambient \ Temp}{\theta_{JA}} = \frac{110^{\circ}C - 70^{\circ}C}{18.0^{\circ}C / W} = 2.22 \ W$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{3.00 \text{ W}} = 13.33^{\circ}\text{C/W}$$

EQ 2-13

2-12 v5.3

Input Buffer Delays

C-Cell Delays




Figure 2-6 • Input Buffer Delays




Figure 2-7 • C-Cell Delays

Cell Timing Characteristics




Figure 2-8 • Flip-Flops

2-16 v5.3

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std. S	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays ¹									
t _{PD}	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.5		0.5		0.6		8.0	ns
t _{RD3}	FO = 3 Routing Delay		0.6		0.7		8.0		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g	I								
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t _{RECASYN}	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays	<u> </u>		1						
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-18 v5.3

Table 2-32 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	2.5 V LVCMOS Output Module Timing ^{2,3}											
t _{DLH}	Data-to-Pad Low to High		3.3		3.8		4.2		5.0		7.0	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.1		12.8		14.5		17.0		23.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.2		5.0		7.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ⁴	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ⁴	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

v5.3 2-39

Table 2-34 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 4.75 V, T_J = 70°C)

		-3 Spe	ed ¹	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min. I	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.1		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.1		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^3	Delta Low to High	C	0.016		0.016		0.02		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low	C	0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		1.9		2.2		2.5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		6.6		7.6		8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
d_{TLH}^3	Delta Low to High	C	0.014		0.017		0.017		0.023		0.031	ns/pF
d_{THL}^3	Delta High to Low	C	0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	C	0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 50 pF loading.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load} * d_{T[LH|HL]HLS}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

v5.3 2-41



SX-A	Family	FPGAs
------	---------------	--------------

144-Pin TQFP									
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function						
1	GND	GND	GND						
2	TDI, I/O	TDI, I/O	TDI, I/O						
3	I/O	1/0	I/O						
4	I/O	1/0	I/O						
5	I/O	1/0	I/O						
6	I/O	1/0	I/O						
7	I/O	1/0	I/O						
8	I/O	1/0	I/O						
9	TMS	TMS	TMS						
10	V _{CCI}	V_{CCI}	V_{CCI}						
11	GND	GND	GND						
12	I/O	I/O	I/O						
13	I/O	1/0	1/0						
14	I/O	I/O	I/O						
15	I/O	1/0	I/O						
16	I/O	1/0	I/O						
17	I/O	1/0	I/O						
18	I/O	1/0	I/O						
19	NC	NC	NC						
20	V_{CCA}	V_{CCA}	V_{CCA}						
21	I/O	I/O	I/O						
22	TRST, I/O	TRST, I/O	TRST, I/O						
23	I/O	1/0	I/O						
24	I/O	1/0	I/O						
25	I/O	I/O	I/O						
26	I/O	I/O	I/O						
27	I/O	1/0	I/O						
28	GND	GND	GND						
29	V _{CCI}	V _{CCI}	V _{CCI}						
30	V _{CCA}	V _{CCA}	V _{CCA}						
31	I/O	I/O	I/O						
32	I/O	I/O	I/O						
33	I/O	1/0	I/O						
34	I/O	1/0	I/O						
35	I/O	1/0	I/O						
36	GND	GND	GND						
37	I/O	I/O	1/0						

	144-Pin TQFP									
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function							
38	I/O	1/0	1/0							
39	I/O	1/0	1/0							
40	I/O	1/0	I/O							
41	I/O	1/0	1/0							
42	I/O	1/0	1/0							
43	I/O	1/0	1/0							
44	V _{CCI}	V _{CCI}	V _{CCI}							
45	I/O	1/0	1/0							
46	I/O	I/O	1/0							
47	I/O	I/O	1/0							
48	I/O	1/0	1/0							
49	I/O	1/0	1/0							
50	I/O	1/0	1/0							
51	I/O	I/O	1/0							
52	I/O	1/0	1/0							
53	I/O	1/0	1/0							
54	PRB, I/O	PRB, I/O	PRB, I/O							
55	I/O	1/0	1/0							
56	V_{CCA}	V_{CCA}	V_{CCA}							
57	GND	GND	GND							
58	NC	NC	NC							
59	1/0	1/0	I/O							
60	HCLK	HCLK	HCLK							
61	I/O	1/0	1/0							
62	1/0	1/0	1/0							
63	1/0	1/0	I/O							
64	1/0	1/0	I/O							
65	I/O	1/0	I/O							
66	I/O	1/0	I/O							
67	1/0	1/0	I/O							
68	V _{CCI}	V _{CCI}	V _{CCI}							
69	I/O	1/0	I/O							
70	1/0	1/0	I/O							
71	TDO, I/O	TDO, I/O	TDO, I/O							
72	I/O	1/0	I/O							
73	GND	GND	GND							
74	I/O	1/0	I/O							

v5.3 3-9

176-Pi	n TQFP
Pin Number	A54SX32A Function
1	GND
2	TDI, I/O
3	1/0
4	1/0
5	1/0
6	1/0
7	1/0
8	1/0
9	I/O
10	TMS
11	V _{CCI}
12	1/0
13	I/O
14	I/O
15	1/0
16	I/O
17	1/0
18	1/0
19	I/O
20	I/O
21	GND
22	V_{CCA}
23	GND
24	1/0
25	TRST, I/O
26	1/0
27	1/0
28	1/0
29	1/0
30	I/O
31	I/O
32	V _{CCI}
33	V_{CCA}
34	I/O
35	I/O
36	1/0

	n TQFP					
Pin Number	A54SX32A Function					
37	I/O					
38	I/O					
39	I/O					
40	I/O					
41	I/O					
42	I/O					
43	I/O					
44	GND					
45	I/O					
46	I/O					
47	I/O					
48	I/O					
49	I/O					
50	I/O					
51	I/O					
52	V _{CCI}					
53	I/O					
54	I/O					
55	I/O					
56	I/O					
57	I/O					
58	I/O					
59	I/O					
60	I/O					
61	I/O					
62	I/O					
63	I/O					
64	PRB, I/O					
65	GND					
66	V_{CCA}					
67	NC					
68	I/O					
69	HCLK					
70	I/O					
71	I/O					
72	I/O					

176-Pi	n TQFP
Pin Number	A54SX32A Function
73	1/0
74	1/0
75	1/0
76	I/O
77	1/0
78	1/0
79	1/0
80	1/0
81	I/O
82	V_{CCI}
83	I/O
84	I/O
85	I/O
86	I/O
87	TDO, I/O
88	I/O
89	GND
90	I/O
91	1/0
92	1/0
93	I/O
94	I/O
95	1/0
96	I/O
97	I/O
98	V_{CCA}
99	V_{CCI}
100	I/O
101	1/0
102	1/0
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	GND

176-Pi	n TQFP
Pin Number	A54SX32A Function
109	V _{CCA}
110	GND
111	I/O
112	1/0
113	1/0
114	1/0
115	1/0
116	I/O
117	1/0
118	I/O
119	I/O
120	I/O
121	I/O
122	V_{CCA}
123	GND
124	V _{CCI}
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	I/O
132	I/O
133	GND
134	I/O
135	1/0
136	1/0
137	1/0
138	1/0
139	1/0
140	V _{CCI}
141	I/O
142	I/O
143	I/O
144	I/O

3-12 v5.3

329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-14 v5.3

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-18 v5.3



144-Pin FBGA									
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function						
A1	I/O	1/0	I/O						
A2	I/O	1/0	I/O						
А3	I/O	1/0	I/O						
A4	I/O	1/0	I/O						
A5	V _{CCA}	V_{CCA}	V_{CCA}						
A6	GND	GND	GND						
A7	CLKA	CLKA	CLKA						
A8	I/O	1/0	I/O						
A9	I/O	1/0	I/O						
A10	I/O	1/0	I/O						
A11	I/O	1/0	I/O						
A12	I/O	1/0	I/O						
B1	I/O	1/0	I/O						
B2	GND	GND	GND						
В3	I/O	1/0	I/O						
B4	I/O	1/0	I/O						
B5	I/O	1/0	I/O						
B6	I/O	1/0	I/O						
В7	CLKB	CLKB	CLKB						
B8	I/O	1/0	I/O						
В9	I/O	1/0	I/O						
B10	I/O	1/0	I/O						
B11	GND	GND	GND						
B12	I/O	1/0	I/O						
C1	I/O	1/0	I/O						
C2	I/O	1/0	I/O						
C3	TCK, I/O	TCK, I/O	TCK, I/O						
C4	I/O	1/0	I/O						
C5	I/O	1/0	1/0						
C6	PRA, I/O	PRA, I/O	PRA, I/O						
C7	I/O	1/0	1/0						
C8	I/O	I/O	1/0						
C9	I/O	1/0	1/0						
C10	I/O	I/O	1/0						
C11	I/O	1/0	I/O						
C12	I/O	1/0	I/O						

144-Pin FBGA									
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function						
D1	I/O	I/O	I/O						
D2	V _{CCI}	V _{CCI}	V _{CCI}						
D3	TDI, I/O	TDI, I/O	TDI, I/O						
D4	I/O	1/0	1/0						
D5	I/O	I/O	I/O						
D6	I/O	I/O	I/O						
D7	I/O	I/O	I/O						
D8	I/O	I/O	I/O						
D9	I/O	I/O	I/O						
D10	I/O	I/O	I/O						
D11	I/O	I/O	I/O						
D12	I/O	I/O	I/O						
E1	I/O	1/0	I/O						
E2	I/O	1/0	I/O						
E3	I/O	1/0	I/O						
E4	I/O	1/0	I/O						
E5	TMS	TMS	TMS						
E6	V _{CCI}	V _{CCI}	V _{CCI}						
E7	V _{CCI}	V _{CCI}	V_{CCI}						
E8	V _{CCI}	V _{CCI}	V_{CCI}						
E9	V_{CCA}	V_{CCA}	V_{CCA}						
E10	I/O	I/O	I/O						
E11	GND	GND	GND						
E12	I/O	I/O	I/O						
F1	I/O	I/O	I/O						
F2	I/O	I/O	I/O						
F3	NC	NC	NC						
F4	I/O	I/O	I/O						
F5	GND	GND	GND						
F6	GND	GND	GND						
F7	GND	GND	GND						
F8	V _{CCI}	V _{CCI}	V _{CCI}						
F9	I/O	I/O	I/O						
F10	GND	GND	GND						
F11	I/O	I/O	I/O						
F12	I/O	I/O	I/O						

v5.3 3-19

484-Pin FBGA

_	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	242	252	6
ABCDEFGHJKLMNPRTUVWY	000000000000000000	00000000000000000000	000000000000000000	00000000000000000000	00000000000000000000	0000	0000	0000	00000	00000 0000000	00000 0000000	00000 0000000	0000	00000 0000000	00000 0000000	00000 0000000	00000 0000000	0000	0000	0000	0000	00000000000000000000	00000000000000000000	000000000000000000		
T U V W	0000	0000	0000	0000	0000					Ō	Õ	Õ	Ō	Ō	Ō	Õ	Ō					0000	0000	0000		
AA AB AC AD AE AF	00000	00000	000	00000	00000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	00000	00000	00000		

Figure 3-8 • 484-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-26 v5.3

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	–3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the -3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9

v5.3 4

Previous Version	Changes in Current Version (v5.3)	Page						
v4.0	Table 2-12 was updated.	2-11						
(continued)	The was updated.	2-14						
	The "Sample Path Calculations" were updated.							
	Table 2-13 was updated.	2-17						
	Table 2-13 was updated.	2-17						
	All timing tables were updated.	2-18 to 2-52						
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i						
	The "Ordering Information" section was updated.	1-ii						
	The "Temperature Grade Offering" section was updated.	1-iii						
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1						
	The ""Clock Resources" section"was updated	1-5						
	The Table 1-1 • SX-A Clock Resources is new.	1-5						
	The "User Security" section is new.	1-7						
	The "I/O Modules" section was updated.	1-7						
	The Table 1-2 • I/O Features was updated.	1-8						
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8						
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8						
	The Figure 1-12 • Device Selection Wizard is new.	1-9						
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9						
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11						
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12						
	The "Design Considerations" section was updated.	1-12						
	The Figure 1-13 • Probe Setup was updated.	1-12						
	The Design Environment was updated.	1-13						
	The Figure 1-13 • Design Flow is new.	1-11						
	The "Absolute Maximum Ratings*" section was updated.	1-12						
	The "Recommended Operating Conditions" section was updated.	1-12						
	The "Electrical Specifications" section was updated.	1-12						
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13						
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23						
	The "Pin Description" section was updated.							
v2.0.1	The "Design Environment" section has been updated.	1-13						
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8						
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23						

4-2 v5.3