

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 2880   |
| Number of Logic Elements/Cells | -  |
| Total RAM Bits                 | -  |
| Number of I/O                  | 249  |
| Number of Gates                | 48000  |
| Voltage - Supply               | 2.25V ~ 5.25V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 70°C (TA)  |
| Package / Case                 | 329-BBGA   |
| Supplier Device Package        | 329-PBGA (31x31)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1bgg329 |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Logic Module Design

The SX-A family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).


The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-byregister basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000 different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

# **Module Organization**

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.



#### Figure 1-2 • R-Cell




Figure 1-3 • C-Cell



## **Clock Resources**

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.


In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.


The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

#### Table 1-1 • SX-A Clock Resources

|  | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|--|----------|----------|----------|----------|
| Routed Clocks (CLKA, CLKB)                   | 2        | 2        | 2        | 2        |
| Hardwired Clocks (HCLK)                      | 1        | 1        | 1        | 1        |
| Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD) | 0        | 0        | 0        | 4        |



#### Figure 1-7 • SX-A HCLK Clock Buffer



#### Figure 1-8 • SX-A Routed Clock Buffer



# **Other Architectural Features**

# Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using  $0.22 \,\mu/0.25 \,\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25  $\Omega$  with capacitance of 1.0 fF for low signal impedance.

## Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

# **User Security**

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of* Security in Actel Antifuse FPGAs application note.

# I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{CCI}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V<sub>CCI</sub> is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

# Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated.  $V_{CCA}$  and  $V_{CCI}$  do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V<sub>CCA</sub> voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

| Function                          | Description  |
|-----------------------------------|--|
| Input Buffer Threshold Selections | <ul> <li>5 V: PCI, TTL</li> <li>3.3 V: PCI, LVTTL</li> <li>2.5 V: LVCMOS2 (commercial only)</li> </ul>   |
| Flexible Output Driver            | <ul> <li>5 V: PCI, TTL</li> <li>3.3 V: PCI, LVTTL</li> <li>2.5 V: LVCMOS2 (commercial only)</li> </ul>   |
| Output Buffer                     | <ul> <li>"Hot-Swap" Capability (3.3 V PCI is not hot swappable)</li> <li>I/O on an unpowered device does not sink current</li> <li>Can be used for "cold-sparing"</li> <li>Selectable on an individual I/O basis</li> <li>Individually selectable slew rate; high slew or low slew (The default is high slew rate).<br/>The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.</li> </ul> |
| Power-Up                          | Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate)<br>Enables deterministic power-up of device<br>V <sub>CCA</sub> and V <sub>CCI</sub> can be powered in any order  |

### Table 1-2 • I/O Features

#### Table 1-3 • I/O Characteristics for All I/O Configurations

|                     | Hot Swappable | Hot Swappable Slew Rate Control            |                      |  |  |  |
|---------------------|---------------|--|----------------------|--|--|--|
| TTL, LVTTL, LVCMOS2 | Yes           | Yes. Only affects falling edges of outputs | Pull-up or pull-down |  |  |  |
| 3.3 V PCI           | No            | No. High slew rate only                    | Pull-up or pull-down |  |  |  |
| 5 V PCI             | Yes           | No. High slew rate only                    | Pull-up or pull-down |  |  |  |

Table 1-4 • Power-Up Time at which I/Os Become Active

| Supply Ramp Rate | <b>0.25 V/</b> μs | <b>0.025 V/</b> μs | 5 V/ms | 2.5 V/ms | 0.5 V/ms | 0.25 V/ms | 0.1 V/ms | 0.025 V/ms |
|------------------|-------------------|--------------------|--------|----------|----------|-----------|----------|------------|
| Units            | μs                | μs                 | ms     | ms       | ms       | ms        | ms       | ms         |
| A54SX08A         | 10                | 96                 | 0.34   | 0.65     | 2.7      | 5.4       | 12.9     | 50.8       |
| A54SX16A         | 10                | 100                | 0.36   | 0.62     | 2.5      | 4.7       | 11.0     | 41.6       |
| A54SX32A         | 10                | 100                | 0.46   | 0.74     | 2.8      | 5.2       | 12.1     | 47.2       |
| A54SX72A         | 10                | 100                | 0.41   | 0.67     | 2.6      | 5.0       | 12.1     | 47.2       |

## **SX-A Probe Circuit Control Pins**

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

# **Design Considerations**

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70  $\Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70  $\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup



# PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

#### Table 2-7 • DC Specifications (5 V PCI Operation)

| Symbol           | Parameter                               | Condition                     | Min. | Max. | Units |
|------------------|---|-------------------------------|------|------|-------|
| V <sub>CCA</sub> | Supply Voltage for Array                |                               | 2.25 | 2.75 | V     |
| V <sub>CCI</sub> | Supply Voltage for I/Os                 |                               | 4.75 | 5.25 | V     |
| V <sub>IH</sub>  | Input High Voltage                      |                               | 2.0  | 5.75 | V     |
| V <sub>IL</sub>  | Input Low Voltage                       |                               | -0.5 | 0.8  | V     |
| I <sub>IH</sub>  | Input High Leakage Current <sup>1</sup> | V <sub>IN</sub> = 2.7         | -    | 70   | μA    |
| I <sub>IL</sub>  | Input Low Leakage Current <sup>1</sup>  | V <sub>IN</sub> = 0.5         | -    | -70  | μA    |
| V <sub>OH</sub>  | Output High Voltage                     | I <sub>OUT</sub> = -2 mA      | 2.4  | -    | V     |
| V <sub>OL</sub>  | Output Low Voltage <sup>2</sup>         | I <sub>OUT</sub> = 3 mA, 6 mA | -    | 0.55 | V     |
| C <sub>IN</sub>  | Input Pin Capacitance <sup>3</sup>      |                               | -    | 10   | pF    |
| C <sub>CLK</sub> | CLK Pin Capacitance                     |                               | 5    | 12   | pF    |

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).




Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

### Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

 $I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for  $V_{CCI} > V_{OUT} > 3.1V$   $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < V<sub>OUT</sub> < 0.71V

EQ 2-2

#### Table 2-9 • DC Specifications (3.3 V PCI Operation)

| Symbol           | Parameter                          | Condition                   | Min.                | Max.                   | Units |
|------------------|------------------------------------|-----------------------------|---------------------|------------------------|-------|
| V <sub>CCA</sub> | Supply Voltage for Array           |                             | 2.25                | 2.75                   | V     |
| V <sub>CCI</sub> | Supply Voltage for I/Os            |                             | 3.0                 | 3.6                    | V     |
| V <sub>IH</sub>  | Input High Voltage                 |                             | 0.5V <sub>CCI</sub> | V <sub>CCI</sub> + 0.5 | V     |
| V <sub>IL</sub>  | Input Low Voltage                  |                             | -0.5                | 0.3V <sub>CCI</sub>    | V     |
| I <sub>IPU</sub> | Input Pull-up Voltage <sup>1</sup> |                             | 0.7V <sub>CCI</sub> | -                      | V     |
| IIL              | Input Leakage Current <sup>2</sup> | $0 < V_{IN} < V_{CCI}$      | -10                 | +10                    | μΑ    |
| V <sub>OH</sub>  | Output High Voltage                | I <sub>OUT</sub> = -500 μA  | 0.9V <sub>CCI</sub> | -                      | V     |
| V <sub>OL</sub>  | Output Low Voltage                 | I <sub>OUT</sub> = 1,500 μA |                     | 0.1V <sub>CCI</sub>    | V     |
| C <sub>IN</sub>  | Input Pin Capacitance <sup>3</sup> |                             | -                   | 10                     | pF    |
| C <sub>CLK</sub> | CLK Pin Capacitance                |                             | 5                   | 12                     | рF    |

EQ 2-1

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

## **Guidelines for Estimating Power**

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules Inputs Switching (n) = Number inputs/4 Outputs Switching (p) = Number of outputs/4 CLKA Loads (q1) = 20% of R-cells CLKB Loads (q2) = 20% of R-cells Load Capacitance (CL) = 35 pF Average Logic Module Switching Rate (fm) = f/10 Average Input Switching Rate (fn) = f/5 Average Output Switching Rate (fp) = f/10 Average CLKA Rate (fq1) = f/2 Average CLKB Rate (fq2) = f/2 Average HCLK Rate (fs1) = f HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$ 

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 $\theta_{SA}$  = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15  $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$ 

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

# **Timing Characteristics**

## Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

|                      |                                       | -2 S | peed | –1 Speed |      | Std. 9 | Speed | –F Speed |      |       |
|----------------------|---------------------------------------|------|------|----------|------|--------|-------|----------|------|-------|
| Parameter            | Description                           | Min. | Max. | Min.     | Max. | Min.   | Max.  | Min.     | Max. | Units |
| C-Cell Propa         | igation Delays <sup>1</sup>           | -    |      | -        |      | -      |       | •        |      | -     |
| t <sub>PD</sub>      | Internal Array Module                 |      | 0.9  |          | 1.1  |        | 1.2   |          | 1.7  | ns    |
| Predicted R          | outing Delays <sup>2</sup>            |      |      |          |      |        |       |          |      |       |
| t <sub>DC</sub>      | FO = 1 Routing Delay, Direct Connect  |      | 0.1  |          | 0.1  |        | 0.1   |          | 0.1  | ns    |
| t <sub>FC</sub>      | FO = 1 Routing Delay, Fast Connect    |      | 0.3  |          | 0.3  |        | 0.4   |          | 0.6  | ns    |
| t <sub>RD1</sub>     | FO = 1 Routing Delay                  |      | 0.3  |          | 0.4  |        | 0.5   |          | 0.6  | ns    |
| t <sub>RD2</sub>     | FO = 2 Routing Delay                  |      | 0.5  |          | 0.5  |        | 0.6   |          | 0.8  | ns    |
| t <sub>RD3</sub>     | FO = 3 Routing Delay                  |      | 0.6  |          | 0.7  |        | 0.8   |          | 1.1  | ns    |
| t <sub>RD4</sub>     | FO = 4 Routing Delay                  |      | 0.8  |          | 0.9  |        | 1     |          | 1.4  | ns    |
| t <sub>RD8</sub>     | FO = 8 Routing Delay                  |      | 1.4  |          | 1.5  |        | 1.8   |          | 2.5  | ns    |
| t <sub>RD12</sub>    | FO = 12 Routing Delay                 |      | 2    |          | 2.2  |        | 2.6   |          | 3.6  | ns    |
| R-Cell Timin         | g                                     |      |      |          |      |        |       |          |      |       |
| t <sub>RCO</sub>     | Sequential Clock-to-Q                 |      | 0.7  |          | 0.8  |        | 0.9   |          | 1.3  | ns    |
| t <sub>CLR</sub>     | Asynchronous Clear-to-Q               |      | 0.6  |          | 0.6  |        | 0.8   |          | 1.0  | ns    |
| t <sub>PRESET</sub>  | Asynchronous Preset-to-Q              |      | 0.7  |          | 0.7  |        | 0.9   |          | 1.2  | ns    |
| t <sub>sud</sub>     | Flip-Flop Data Input Set-Up           | 0.7  |      | 0.8      |      | 0.9    |       | 1.2      |      | ns    |
| t <sub>HD</sub>      | Flip-Flop Data Input Hold             | 0.0  |      | 0.0      |      | 0.0    |       | 0.0      |      | ns    |
| t <sub>WASYN</sub>   | Asynchronous Pulse Width              | 1.4  |      | 1.5      |      | 1.8    |       | 2.5      |      | ns    |
| t <sub>recasyn</sub> | Asynchronous Recovery Time            | 0.4  |      | 0.4      |      | 0.5    |       | 0.7      |      | ns    |
| t <sub>HASYN</sub>   | Asynchronous Hold Time                | 0.3  |      | 0.3      |      | 0.4    |       | 0.6      |      | ns    |
| t <sub>MPW</sub>     | Clock Pulse Width                     | 1.6  |      | 1.8      |      | 2.1    |       | 2.9      |      | ns    |
| Input Modu           | le Propagation Delays                 |      |      |          |      | 1      |       | <b></b>  |      | 1     |
| t <sub>INYH</sub>    | Input Data Pad to Y High 2.5 V LVCMOS |      | 0.8  |          | 0.9  |        | 1.0   |          | 1.4  | ns    |
| t <sub>INYL</sub>    | Input Data Pad to Y Low 2.5 V LVCMOS  |      | 1.0  |          | 1.2  |        | 1.4   |          | 1.9  | ns    |
| t <sub>INYH</sub>    | Input Data Pad to Y High 3.3 V PCI    |      | 0.6  |          | 0.6  |        | 0.7   |          | 1.0  | ns    |
| t <sub>INYL</sub>    | Input Data Pad to Y Low 3.3 V PCI     |      | 0.7  |          | 0.8  |        | 0.9   |          | 1.3  | ns    |
| t <sub>INYH</sub>    | Input Data Pad to Y High 3.3 V LVTTL  |      | 0.7  |          | 0.7  |        | 0.9   |          | 1.2  | ns    |
| t <sub>INYL</sub>    | Input Data Pad to Y Low 3.3 V LVTTL   |      | 1.0  |          | 1.1  |        | 1.3   |          | 1.8  | ns    |

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## Table 2-16 A545X08A Timing Characteristics

| (Worst-Case Commercial Condition | 5 V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C) |
|----------------------------------|---|
|----------------------------------|---|

|                    |   | -2 Speed |      | -1 Speed |      | Std. Speed |      | -F Speed |      |       |
|--------------------|---|----------|------|----------|------|------------|------|----------|------|-------|
| Parameter          | Description   | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. | Units |
| Dedicated (I       | Hardwired) Array Clock Networks                         |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>  | Input Low to High<br>(Pad to R-cell Input)              |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.6  | ns    |
| t <sub>HCKL</sub>  | Input High to Low<br>(Pad to R-cell Input)              |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.2  | ns    |
| t <sub>HPWH</sub>  | Minimum Pulse Width High                                | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>  | Minimum Pulse Width Low                                 | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub> | Maximum Skew  |          | 0.4  |          | 0.5  |            | 0.5  |          | 0.8  | ns    |
| t <sub>HP</sub>    | Minimum Period  | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>  | Maximum Frequency                                       |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Arra        | y Clock Networks  |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>  | Input Low to High (Light Load)<br>(Pad to R-cell Input) |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKL</sub>  | Input High to Low (Light Load)<br>(Pad to R-cell Input) |          | 1.1  |          | 1.2  |            | 1.4  |          | 2    | ns    |
| t <sub>RCKH</sub>  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKL</sub>  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   |          | 1.1  |          | 1.2  |            | 1.4  |          | 2    | ns    |
| t <sub>RCKH</sub>  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  |          | 1.1  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |
| t <sub>RCKL</sub>  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  |          | 1.2  |          | 1.3  |            | 1.6  |          | 2.2  | ns    |
| t <sub>RPWH</sub>  | Minimum Pulse Width High                                | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>  | Minimum Pulse Width Low                                 | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub> | Maximum Skew (Light Load)                               |          | 0.7  |          | 0.8  |            | 0.9  |          | 1.3  | ns    |
| t <sub>rcksw</sub> | Maximum Skew (50% Load)                                 |          | 0.7  |          | 0.8  |            | 0.9  |          | 1.3  | ns    |
| t <sub>RCKSW</sub> | Maximum Skew (100% Load)                                |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |

## Table 2-17 • A54SX08A Timing Characteristics

| (Worst-Case Commercial Conditions | $V_{CCA} = 2.25 \text{ V}, V_{CCI} = 4.75 \text{ V}, T_{J} = 70^{\circ}\text{C}$ ) |
|-----------------------------------|--|
|-----------------------------------|--|

|                    |   | -2 S | peed | -1 S | peed | Std. Speed |      | –F Speed |      |       |
|--------------------|---|------|------|------|------|------------|------|----------|------|-------|
| Parameter          | Description   | Min. | Max. | Min. | Max. | Min.       | Max. | Min.     | Max. | Units |
| Dedicated (        | Hardwired) Array Clock Networks                         |      |      |      |      |            |      |          |      | 1     |
| t <sub>нскн</sub>  | Input Low to High<br>(Pad to R-cell Input)              |      | 1.2  |      | 1.3  |            | 1.5  |          | 2.3  | ns    |
| t <sub>HCKL</sub>  | Input High to Low<br>(Pad to R-cell Input)              |      | 1.0  |      | 1.2  |            | 1.4  |          | 2.0  | ns    |
| t <sub>HPWH</sub>  | Minimum Pulse Width High                                | 1.6  |      | 1.8  |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>  | Minimum Pulse Width Low                                 | 1.6  |      | 1.8  |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub> | Maximum Skew  |      | 0.4  |      | 0.4  |            | 0.5  |          | 0.8  | ns    |
| t <sub>HP</sub>    | Minimum Period  | 3.2  |      | 3.6  |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>  | Maximum Frequency                                       |      | 313  |      | 278  |            | 238  |          | 172  | MHz   |
| Routed Arra        | y Clock Networks  |      |      |      |      |            |      |          |      |       |
| t <sub>RCKH</sub>  | Input Low to High (Light Load)<br>(Pad to R-cell Input) |      | 0.9  |      | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>  | Input High to Low (Light Load)<br>(Pad to R-cell Input) |      | 1.5  |      | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   |      | 0.9  |      | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   |      | 1.5  |      | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  |      | 1.1  |      | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKL</sub>  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  |      | 1.6  |      | 1.8  |            | 2.1  |          | 2.9  | ns    |
| t <sub>RPWH</sub>  | Minimum Pulse Width High                                | 1.6  |      | 1.8  |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>  | Minimum Pulse Width Low                                 | 1.6  |      | 1.8  |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub> | Maximum Skew (Light Load)                               |      | 0.8  |      | 0.9  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub> | Maximum Skew (50% Load)                                 |      | 0.8  |      | 1.0  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub> | Maximum Skew (100% Load)                                |      | 0.9  |      | 1.0  |            | 1.2  |          | 1.7  | ns    |

## Table 2-22 A54SX16A Timing Characteristics

| (Worst-Case Commercial Condition | s V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = | = 2.25 V, T <sub>J</sub> = 70°C) |
|----------------------------------|---|----------------------------------|
|----------------------------------|---|----------------------------------|

|                    |   | -3 Sp | beed* | -2 Speed |      | –1 Speed |      | Std. Speed |      | I –F Speed |      |          |
|--------------------|---|-------|-------|----------|------|----------|------|------------|------|------------|------|----------|
| Parameter          | Description   | Min.  | Max.  | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.       | Max. | Units    |
| Dedicated (        | (Hardwired) Array Clock Netwo                           | rks   |       |          |      |          |      |            |      |            |      |          |
| t <sub>нскн</sub>  | Input Low to High<br>(Pad to R-cell Input)              |       | 1.2   |          | 1.4  |          | 1.6  |            | 1.8  |            | 2.8  | ns       |
| t <sub>HCKL</sub>  | Input High to Low<br>(Pad to R-cell Input)              |       | 1.0   |          | 1.1  |          | 1.2  |            | 1.5  |            | 2.2  | ns       |
| t <sub>HPWH</sub>  | Minimum Pulse Width High                                | 1.4   |       | 1.7      |      | 1.9      |      | 2.2        |      | 3.0        |      | ns       |
| t <sub>HPWL</sub>  | Minimum Pulse Width Low                                 | 1.4   |       | 1.7      |      | 1.9      |      | 2.2        |      | 3.0        |      | ns       |
| t <sub>HCKSW</sub> | Maximum Skew  |       | 0.3   |          | 0.3  |          | 0.4  |            | 0.4  |            | 0.7  | ns       |
| t <sub>HP</sub>    | Minimum Period  | 2.8   |       | 3.4      |      | 3.8      |      | 4.4        |      | 6.0        |      | ns       |
| f <sub>HMAX</sub>  | Maximum Frequency                                       |       | 357   |          | 294  |          | 263  |            | 227  |            | 167  | MHz      |
| Routed Arr         | ay Clock Networks                                       |       |       |          |      |          |      |            |      |            |      | <u>.</u> |
| t <sub>RCKH</sub>  | Input Low to High (Light Load)<br>(Pad to R-cell Input) |       | 1.0   |          | 1.2  |          | 1.3  |            | 1.6  |            | 2.2  | ns       |
| t <sub>RCKL</sub>  | Input High to Low (Light Load)<br>(Pad to R-cell Input) |       | 1.1   |          | 1.3  |          | 1.5  |            | 1.7  |            | 2.4  | ns       |
| t <sub>RCKH</sub>  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   |       | 1.1   |          | 1.3  |          | 1.5  |            | 1.7  |            | 2.4  | ns       |
| t <sub>RCKL</sub>  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   |       | 1.1   |          | 1.3  |          | 1.5  |            | 1.7  |            | 2.4  | ns       |
| t <sub>RCKH</sub>  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  |       | 1.3   |          | 1.5  |          | 1.7  |            | 2.0  |            | 2.8  | ns       |
| t <sub>RCKL</sub>  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  |       | 1.3   |          | 1.5  |          | 1.7  |            | 2.0  |            | 2.8  | ns       |
| t <sub>RPWH</sub>  | Minimum Pulse Width High                                | 1.4   |       | 1.7      |      | 1.9      |      | 2.2        |      | 3.0        |      | ns       |
| t <sub>RPWL</sub>  | Minimum Pulse Width Low                                 | 1.4   |       | 1.7      |      | 1.9      |      | 2.2        |      | 3.0        |      | ns       |
| t <sub>RCKSW</sub> | Maximum Skew (Light Load)                               |       | 0.8   |          | 0.9  |          | 1.0  |            | 1.2  |            | 1.7  | ns       |
| t <sub>RCKSW</sub> | Maximum Skew (50% Load)                                 |       | 0.8   |          | 0.9  |          | 1.0  |            | 1.2  |            | 1.7  | ns       |
| t <sub>RCKSW</sub> | Maximum Skew (100% Load)                                |       | 1.0   |          | 1.1  |          | 1.3  |            | 1.5  |            | 2.1  | ns       |

*Note:* \*All –3 speed grades have been discontinued.

## Table 2-23 • A54SX16A Timing Characteristics

| (Worst-Case Commercial Conditions V <sub>CCA</sub> | = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C) |
|--|--|
|--|--|

|                    |   | -3 S | beed* | -2 S | peed | -1 S | peed | Std. | Speed | I –F Speed |      |          |
|--------------------|---|------|-------|------|------|------|------|------|-------|------------|------|----------|
| Parameter          | Description   | Min. | Max.  | Min. | Max. | Min. | Max. | Min. | Max.  | Min.       | Max. | Units    |
| Dedicated          | (Hardwired) Array Clock Netwo                           | rks  |       |      |      |      |      |      |       |            |      | <u> </u> |
| t <sub>НСКН</sub>  | Input Low to High<br>(Pad to R-cell Input)              |      | 1.2   |      | 1.4  |      | 1.6  |      | 1.8   |            | 2.8  | ns       |
| t <sub>HCKL</sub>  | Input High to Low<br>(Pad to R-cell Input)              |      | 1.0   |      | 1.1  |      | 1.3  |      | 1.5   |            | 2.2  | ns       |
| t <sub>HPWH</sub>  | Minimum Pulse Width High                                | 1.4  |       | 1.7  |      | 1.9  |      | 2.2  |       | 3.0        |      | ns       |
| t <sub>HPVVL</sub> | Minimum Pulse Width Low                                 | 1.4  |       | 1.7  |      | 1.9  |      | 2.2  |       | 3.0        |      | ns       |
| t <sub>HCKSW</sub> | Maximum Skew  |      | 0.3   |      | 0.3  |      | 0.4  |      | 0.4   |            | 0.6  | ns       |
| t <sub>HP</sub>    | Minimum Period  | 2.8  |       | 3.4  |      | 3.8  |      | 4.4  |       | 6.0        |      | ns       |
| f <sub>HMAX</sub>  | Maximum Frequency                                       |      | 357   |      | 294  |      | 263  |      | 227   |            | 167  | MHz      |
| <b>Routed Arr</b>  | ay Clock Networks                                       |      |       |      |      |      |      |      |       |            |      |          |
| t <sub>RCKH</sub>  | Input Low to High (Light Load)<br>(Pad to R-cell Input) |      | 1.0   |      | 1.2  |      | 1.3  |      | 1.5   |            | 2.1  | ns       |
| t <sub>RCKL</sub>  | Input High to Low (Light Load)<br>(Pad to R-cell Input) |      | 1.1   |      | 1.3  |      | 1.5  |      | 1.7   |            | 2.4  | ns       |
| t <sub>RCKH</sub>  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   |      | 1.1   |      | 1.3  |      | 1.4  |      | 1.7   |            | 2.3  | ns       |
| t <sub>RCKL</sub>  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   |      | 1.1   |      | 1.3  |      | 1.5  |      | 1.7   |            | 2.4  | ns       |
| t <sub>RCKH</sub>  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  |      | 1.3   |      | 1.5  |      | 1.7  |      | 2.0   |            | 2.7  | ns       |
| t <sub>RCKL</sub>  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  |      | 1.3   |      | 1.5  |      | 1.7  |      | 2.0   |            | 2.8  | ns       |
| t <sub>RPWH</sub>  | Minimum Pulse Width High                                | 1.4  |       | 1.7  |      | 1.9  |      | 2.2  |       | 3.0        |      | ns       |
| t <sub>RPWL</sub>  | Minimum Pulse Width Low                                 | 1.4  |       | 1.7  |      | 1.9  |      | 2.2  |       | 3.0        |      | ns       |
| t <sub>RCKSW</sub> | Maximum Skew (Light Load)                               |      | 0.8   |      | 0.9  |      | 1.0  |      | 1.2   |            | 1.7  | ns       |
| t <sub>RCKSW</sub> | Maximum Skew (50% Load)                                 |      | 0.8   |      | 0.9  |      | 1.0  |      | 1.2   |            | 1.7  | ns       |
| t <sub>RCKSW</sub> | Maximum Skew (100% Load)                                |      | 1.0   |      | 1.1  |      | 1.3  |      | 1.5   |            | 2.1  | ns       |

*Note:* \*All –3 speed grades have been discontinued.

## Table 2-24 A54SX16A Timing Characteristics

| (Worst-Case Commercial Conditions | V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> =4.75 V, T <sub>J</sub> = 70°C) |
|-----------------------------------|---|
|-----------------------------------|---|

|                    |   | -3 S | beed* | -2 S | peed | -1 S | peed | Std. Speed |      | -F Speed |      |  |
|--------------------|---|------|-------|------|------|------|------|------------|------|----------|------|--|
| Parameter          | Description   | Min. | Max.  | Min. | Max. | Min. | Max. | Min.       | Max. | Min.     | Max. | Units  |
| Dedicated          | (Hardwired) Array Clock Netwo                           | rks  |       | 1    |      |      |      |            |      |          |      | <u>.                                    </u> |
| t <sub>HCKH</sub>  | Input Low to High<br>(Pad to R-cell Input)              |      | 1.2   |      | 1.4  |      | 1.6  |            | 1.8  |          | 2.8  | ns   |
| t <sub>HCKL</sub>  | Input High to Low<br>(Pad to R-cell Input)              |      | 1.0   |      | 1.1  |      | 1.2  |            | 1.5  |          | 2.2  | ns   |
| t <sub>HPWH</sub>  | Minimum Pulse Width High                                | 1.4  |       | 1.7  |      | 1.9  |      | 2.2        |      | 3.0      |      | ns   |
| t <sub>HPWL</sub>  | Minimum Pulse Width Low                                 | 1.4  |       | 1.7  |      | 1.9  |      | 2.2        |      | 3.0      |      | ns   |
| t <sub>HCKSW</sub> | Maximum Skew  |      | 0.3   |      | 0.3  |      | 0.4  |            | 0.4  |          | 0.7  | ns   |
| t <sub>HP</sub>    | Minimum Period  | 2.8  |       | 3.4  |      | 3.8  |      | 4.4        |      | 6.0      |      | ns   |
| f <sub>HMAX</sub>  | Maximum Frequency                                       |      | 357   |      | 294  |      | 263  |            | 227  |          | 167  | MHz  |
| <b>Routed Arr</b>  | ay Clock Networks                                       |      |       |      |      |      |      |            |      |          |      |  |
| t <sub>RCKH</sub>  | Input Low to High (Light Load)<br>(Pad to R-cell Input) |      | 1.0   |      | 1.2  |      | 1.3  |            | 1.6  |          | 2.2  | ns   |
| t <sub>rckl</sub>  | Input High to Low (Light Load)<br>(Pad to R-cell Input) |      | 1.1   |      | 1.3  |      | 1.5  |            | 1.7  |          | 2.4  | ns   |
| t <sub>RCKH</sub>  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   |      | 1.1   |      | 1.3  |      | 1.5  |            | 1.7  |          | 2.4  | ns   |
| t <sub>RCKL</sub>  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   |      | 1.1   |      | 1.3  |      | 1.5  |            | 1.7  |          | 2.4  | ns   |
| t <sub>RCKH</sub>  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  |      | 1.3   |      | 1.5  |      | 1.7  |            | 2.0  |          | 2.8  | ns   |
| t <sub>RCKL</sub>  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  |      | 1.3   |      | 1.5  |      | 1.7  |            | 2.0  |          | 2.8  | ns   |
| t <sub>RPWH</sub>  | Minimum Pulse Width High                                | 1.4  |       | 1.7  |      | 1.9  |      | 2.2        |      | 3.0      |      | ns   |
| t <sub>RPWL</sub>  | Minimum Pulse Width Low                                 | 1.4  |       | 1.7  |      | 1.9  |      | 2.2        |      | 3.0      |      | ns   |
| t <sub>RCKSW</sub> | Maximum Skew (Light Load)                               |      | 0.8   |      | 0.9  |      | 1.0  |            | 1.2  |          | 1.7  | ns   |
| t <sub>RCKSW</sub> | Maximum Skew (50% Load)                                 |      | 0.8   |      | 0.9  |      | 1.0  |            | 1.2  |          | 1.7  | ns   |
| t <sub>RCKSW</sub> | Maximum Skew (100% Load)                                |      | 1.0   |      | 1.1  |      | 1.3  |            | 1.5  |          | 2.1  | ns   |

*Note:* \**All* –3 speed grades have been discontinued.

#### Table 2-41 • A54SX72A Timing Characteristics

| (Worst-Case Commercial Conditions | $V_{CCA} = 2.25 V, V_{CCI} = 4.75 V, T_{J} = 70^{\circ}C$ |
|-----------------------------------|---|
|-----------------------------------|---|

|                                |                                  | -3 Sp | beed <sup>1</sup> | -2 S | peed  | -1 S | peed  | Std. | Speed | –F S | peed  |       |
|--------------------------------|----------------------------------|-------|-------------------|------|-------|------|-------|------|-------|------|-------|-------|
| Parameter                      | Description                      | Min.  | Max.              | Min. | Max.  | Min. | Max.  | Min. | Max.  | Min. | Max.  | Units |
| 5 V PCI Out                    | put Module Timing <sup>2</sup>   |       |                   |      |       |      |       |      |       | •    |       |       |
| t <sub>DLH</sub>               | Data-to-Pad Low to High          |       | 2.7               |      | 3.1   |      | 3.5   |      | 4.1   |      | 5.7   | ns    |
| t <sub>DHL</sub>               | Data-to-Pad High to Low          |       | 3.4               |      | 3.9   |      | 4.4   |      | 5.1   |      | 7.2   | ns    |
| t <sub>ENZL</sub>              | Enable-to-Pad, Z to L            |       | 1.3               |      | 1.5   |      | 1.7   |      | 2.0   |      | 2.8   | ns    |
| t <sub>ENZH</sub>              | Enable-to-Pad, Z to H            |       | 2.7               |      | 3.1   |      | 3.5   |      | 4.1   |      | 5.7   | ns    |
| t <sub>ENLZ</sub>              | Enable-to-Pad, L to Z            |       | 3.0               |      | 3.5   |      | 3.9   |      | 4.6   |      | 6.4   | ns    |
| t <sub>ENHZ</sub>              | Enable-to-Pad, H to Z            |       | 3.4               |      | 3.9   |      | 4.4   |      | 5.1   |      | 7.2   | ns    |
| d <sub>TLH</sub> <sup>3</sup>  | Delta Low to High                |       | 0.016             |      | 0.016 |      | 0.02  |      | 0.022 |      | 0.032 | ns/pF |
| d <sub>THL</sub> <sup>3</sup>  | Delta High to Low                |       | 0.026             |      | 0.03  |      | 0.032 |      | 0.04  |      | 0.052 | ns/pF |
| 5 V TTL Out                    | put Module Timing <sup>4</sup>   |       |                   |      |       |      |       |      |       | •    |       |       |
| t <sub>DLH</sub>               | Data-to-Pad Low to High          |       | 2.4               |      | 2.8   |      | 3.1   |      | 3.7   |      | 5.1   | ns    |
| t <sub>DHL</sub>               | Data-to-Pad High to Low          |       | 3.1               |      | 3.5   |      | 4.0   |      | 4.7   |      | 6.6   | ns    |
| t <sub>DHLS</sub>              | Data-to-Pad High to Low—low slew |       | 7.4               |      | 8.5   |      | 9.7   |      | 11.4  |      | 15.9  | ns    |
| t <sub>ENZL</sub>              | Enable-to-Pad, Z to L            |       | 2.1               |      | 2.4   |      | 2.7   |      | 3.2   |      | 4.5   | ns    |
| t <sub>ENZLS</sub>             | Enable-to-Pad, Z to L—low slew   |       | 7.4               |      | 8.4   |      | 9.5   |      | 11.0  |      | 15.4  | ns    |
| t <sub>ENZH</sub>              | Enable-to-Pad, Z to H            |       | 2.4               |      | 2.8   |      | 3.1   |      | 3.7   |      | 5.1   | ns    |
| t <sub>ENLZ</sub>              | Enable-to-Pad, L to Z            |       | 3.6               |      | 4.2   |      | 4.7   |      | 5.6   |      | 7.8   | ns    |
| t <sub>ENHZ</sub>              | Enable-to-Pad, H to Z            |       | 3.1               |      | 3.5   |      | 4.0   |      | 4.7   |      | 6.6   | ns    |
| d <sub>TLH</sub> <sup>3</sup>  | Delta Low to High                |       | 0.014             |      | 0.017 |      | 0.017 |      | 0.023 |      | 0.031 | ns/pF |
| d <sub>THL</sub> <sup>3</sup>  | Delta High to Low                |       | 0.023             |      | 0.029 |      | 0.031 |      | 0.037 |      | 0.051 | ns/pF |
| d <sub>THLS</sub> <sup>3</sup> | Delta High to Low—low slew       |       | 0.043             |      | 0.046 |      | 0.057 |      | 0.066 |      | 0.089 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

|               | 2                    | 08-Pin PQF           | P                    |                      | 208-Pin PQFP  |                      |                      |                      |                      |  |  |  |
|---------------|----------------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|----------------------|--|--|--|
| Pin<br>Number | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function | Pin<br>Number | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function |  |  |  |
| 1             | GND                  | GND                  | GND                  | GND                  | 36            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 2             | TDI, I/O             | TDI, I/O             | tdi, I/o             | TDI, I/O             | 37            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 3             | I/O                  | I/O                  | I/O                  | I/O                  | 38            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 4             | NC                   | I/O                  | I/O                  | I/O                  | 39            | NC                   | ΙΟ                   | I/O                  | I/O                  |  |  |  |
| 5             | I/O                  | I/O                  | I/O                  | I/O                  | 40            | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |
| 6             | NC                   | I/O                  | I/O                  | I/O                  | 41            | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |  |  |  |
| 7             | I/O                  | I/O                  | I/O                  | I/O                  | 42            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 8             | I/O                  | I/O                  | I/O                  | I/O                  | 43            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 9             | I/O                  | I/O                  | I/O                  | I/O                  | 44            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 10            | I/O                  | I/O                  | I/O                  | I/O                  | 45            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 11            | TMS                  | TMS                  | TMS                  | TMS                  | 46            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 12            | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | 47            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 13            | I/O                  | I/O                  | I/O                  | I/O                  | 48            | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 14            | NC                   | I/O                  | I/O                  | I/O                  | 49            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 15            | I/O                  | I/O                  | I/O                  | I/O                  | 50            | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 16            | I/O                  | I/O                  | I/O                  | I/O                  | 51            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 17            | NC                   | I/O                  | I/O                  | I/O                  | 52            | GND                  | GND                  | GND                  | GND                  |  |  |  |
| 18            | I/O                  | I/O                  | I/O                  | GND                  | 53            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 19            | I/O                  | I/O                  | I/O                  | V <sub>CCA</sub>     | 54            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 20            | NC                   | I/O                  | I/O                  | I/O                  | 55            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 21            | I/O                  | I/O                  | I/O                  | I/O                  | 56            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 22            | I/O                  | I/O                  | I/O                  | I/O                  | 57            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 23            | NC                   | I/O                  | I/O                  | I/O                  | 58            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 24            | I/O                  | I/O                  | I/O                  | I/O                  | 59            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 25            | NC                   | NC                   | NC                   | I/O                  | 60            | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |
| 26            | GND                  | GND                  | GND                  | GND                  | 61            | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 27            | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | 62            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 28            | GND                  | GND                  | GND                  | GND                  | 63            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 29            | I/O                  | I/O                  | I/O                  | I/O                  | 64            | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 30            | TRST, I/O            | trst, I/O            | trst, I/O            | TRST, I/O            | 65            | I/O                  | I/O                  | NC                   | I/O                  |  |  |  |
| 31            | NC                   | I/O                  | I/O                  | I/O                  | 66            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 32            | I/O                  | I/O                  | I/O                  | I/O                  | 67            | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 33            | I/O                  | I/O                  | I/O                  | I/O                  | 68            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 34            | I/O                  | I/O                  | I/O                  | I/O                  | 69            | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 35            | NC                   | I/O                  | I/O                  | I/O                  | 70            | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |

|               | 2                    | 08-Pin PQF           | P                    |                      | 208-Pin PQFP  |                      |                      |                      |                      |  |  |  |
|---------------|----------------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|----------------------|--|--|--|
| Pin<br>Number | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function | Pin<br>Number | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function |  |  |  |
| 141           | NC                   | I/O                  | I/O                  | I/O                  | 176           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 142           | I/O                  | I/O                  | I/O                  | I/O                  | 177           | I/O                  | Ι/O                  | I/O                  | I/O                  |  |  |  |
| 143           | NC                   | I/O                  | I/O                  | I/O                  | 178           | I/O                  | I/O                  | I/O                  | QCLKD                |  |  |  |
| 144           | I/O                  | I/O                  | I/O                  | I/O                  | 179           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 145           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | 180           | CLKA                 | CLKA                 | CLKA                 | CLKA                 |  |  |  |
| 146           | GND                  | GND                  | GND                  | GND                  | 181           | CLKB                 | CLKB                 | CLKB                 | CLKB                 |  |  |  |
| 147           | I/O                  | I/O                  | I/O                  | I/O                  | 182           | NC                   | NC                   | NC                   | NC                   |  |  |  |
| 148           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | 183           | GND                  | GND                  | GND                  | GND                  |  |  |  |
| 149           | I/O                  | I/O                  | I/O                  | I/O                  | 184           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |  |  |  |
| 150           | I/O                  | I/O                  | I/O                  | I/O                  | 185           | GND                  | GND                  | GND                  | GND                  |  |  |  |
| 151           | I/O                  | I/O                  | I/O                  | I/O                  | 186           | PRA, I/O             | PRA, I/O             | PRA, I/O             | PRA, I/O             |  |  |  |
| 152           | I/O                  | I/O                  | I/O                  | I/O                  | 187           | I/O                  | I/O                  | I/O                  | V <sub>CCI</sub>     |  |  |  |
| 153           | I/O                  | I/O                  | I/O                  | I/O                  | 188           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 154           | I/O                  | I/O                  | I/O                  | I/O                  | 189           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 155           | NC                   | I/O                  | I/O                  | I/O                  | 190           | I/O                  | I/O                  | I/O                  | QCLKC                |  |  |  |
| 156           | NC                   | I/O                  | I/O                  | I/O                  | 191           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 157           | GND                  | GND                  | GND                  | GND                  | 192           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 158           | I/O                  | I/O                  | I/O                  | I/O                  | 193           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 159           | I/O                  | I/O                  | I/O                  | I/O                  | 194           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 160           | I/O                  | I/O                  | I/O                  | I/O                  | 195           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 161           | I/O                  | I/O                  | I/O                  | I/O                  | 196           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 162           | I/O                  | I/O                  | I/O                  | I/O                  | 197           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 163           | I/O                  | I/O                  | I/O                  | I/O                  | 198           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 164           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | 199           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 165           | I/O                  | I/O                  | I/O                  | I/O                  | 200           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 166           | I/O                  | I/O                  | I/O                  | I/O                  | 201           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |
| 167           | NC                   | I/O                  | I/O                  | I/O                  | 202           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 168           | I/O                  | I/O                  | I/O                  | I/O                  | 203           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 169           | I/O                  | I/O                  | I/O                  | I/O                  | 204           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 170           | NC                   | I/O                  | I/O                  | I/O                  | 205           | NC                   | I/O                  | I/O                  | I/O                  |  |  |  |
| 171           | I/O                  | I/O                  | I/O                  | I/O                  | 206           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 172           | I/O                  | I/O                  | I/O                  | I/O                  | 207           | I/O                  | I/O                  | I/O                  | I/O                  |  |  |  |
| 173           | NC                   | I/O                  | I/O                  | I/O                  | 208           | TCK, I/O             | TCK, I/O             | TCK, I/O             | TCK, I/O             |  |  |  |
| 174           | I/O                  | I/O                  | I/O                  | I/O                  | L             |                      |                      |                      |                      |  |  |  |
| 175           | I/O                  | I/O                  | I/O                  | I/O                  |               |                      |                      |                      |                      |  |  |  |



| 176-P         | in TQFP              |
|---------------|----------------------|
| Pin<br>Number | A54SX32A<br>Function |
| 145           | I/O                  |
| 146           | I/O                  |
| 147           | I/O                  |
| 148           | I/O                  |
| 149           | I/O                  |
| 150           | I/O                  |
| 151           | I/O                  |
| 152           | CLKA                 |
| 153           | CLKB                 |
| 154           | NC                   |
| 155           | GND                  |
| 156           | V <sub>CCA</sub>     |
| 157           | PRA, I/O             |
| 158           | I/O                  |
| 159           | I/O                  |
| 160           | I/O                  |
| 161           | I/O                  |
| 162           | I/O                  |
| 163           | I/O                  |
| 164           | I/O                  |
| 165           | I/O                  |
| 166           | I/O                  |
| 167           | I/O                  |
| 168           | I/O                  |
| 169           | V <sub>CCI</sub>     |
| 170           | I/O                  |
| 171           | I/O                  |
| 172           | I/O                  |
| 173           | I/O                  |
| 174           | I/O                  |
| 175           | I/O                  |
| 176           | TCK, I/O             |
|               |                      |



|            | 256-Pi               | n FBGA               |                      | 256-Pin FBGA |                      |                      |                      |  |  |  |  |  |
|------------|----------------------|----------------------|----------------------|--------------|----------------------|----------------------|----------------------|--|--|--|--|--|
| Pin Number | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function | Pin Number   | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function |  |  |  |  |  |
| E11        | I/O                  | I/O                  | I/O                  | G16          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| E12        | I/O                  | I/O                  | I/O                  | H1           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| E13        | NC                   | I/O                  | I/O                  | H2           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| E14        | I/O                  | I/O                  | I/O                  | H3           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |  |  |  |  |  |
| E15        | I/O                  | I/O                  | I/O                  | H4           | TRST, I/O            | TRST, I/O            | TRST, I/O            |  |  |  |  |  |
| E16        | I/O                  | I/O                  | I/O                  | H5           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| F1         | I/O                  | I/O                  | I/O                  | H6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |  |  |
| F2         | I/O                  | I/O                  | I/O                  | H7           | GND                  | GND                  | GND                  |  |  |  |  |  |
| F3         | I/O                  | I/O                  | I/O                  | H8           | GND                  | GND                  | GND                  |  |  |  |  |  |
| F4         | TMS                  | TMS                  | TMS                  | Н9           | GND                  | GND                  | GND                  |  |  |  |  |  |
| F5         | I/O                  | I/O                  | I/O                  | H10          | GND                  | GND                  | GND                  |  |  |  |  |  |
| F6         | I/O                  | I/O                  | I/O                  | H11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |  |  |
| F7         | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | H12          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| F8         | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | H13          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| F9         | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | H14          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| F10        | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | H15          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| F11        | I/O                  | I/O                  | I/O                  | H16          | NC                   | I/O                  | I/O                  |  |  |  |  |  |
| F12        | VCCA                 | VCCA                 | VCCA                 | J1           | NC                   | I/O                  | I/O                  |  |  |  |  |  |
| F13        | I/O                  | I/O                  | I/O                  | J2           | NC                   | I/O                  | I/O                  |  |  |  |  |  |
| F14        | I/O                  | I/O                  | I/O                  | J3           | NC                   | I/O                  | I/O                  |  |  |  |  |  |
| F15        | I/O                  | I/O                  | I/O                  | J4           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| F16        | I/O                  | I/O                  | I/O                  | J5           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G1         | NC                   | I/O                  | I/O                  | J6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |  |  |
| G2         | I/O                  | I/O                  | I/O                  | J7           | GND                  | GND                  | GND                  |  |  |  |  |  |
| G3         | NC                   | I/O                  | I/O                  | J8           | GND                  | GND                  | GND                  |  |  |  |  |  |
| G4         | I/O                  | I/O                  | I/O                  | J9           | GND                  | GND                  | GND                  |  |  |  |  |  |
| G5         | I/O                  | I/O                  | I/O                  | J10          | GND                  | GND                  | GND                  |  |  |  |  |  |
| G6         | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | J11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |  |  |  |  |  |
| G7         | GND                  | GND                  | GND                  | J12          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G8         | GND                  | GND                  | GND                  | J13          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G9         | GND                  | GND                  | GND                  | J14          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G10        | GND                  | GND                  | GND                  | J15          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G11        | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     | J16          | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G12        | I/O                  | I/O                  | I/O                  | K1           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G13        | GND                  | GND                  | GND                  | К2           | I/O                  | I/O                  | I/O                  |  |  |  |  |  |
| G14        | NC                   | I/O                  | I/O                  | К3           | NC                   | I/O                  | I/O                  |  |  |  |  |  |
| G15        | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     | К4           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |  |  |  |  |  |