



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	329-BBGA
Supplier Device Package	329-PBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1bgg329m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Logic Module Design

The SX-A family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000 different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.



Figure 1-2 • R-Cell



Figure 1-3 • C-Cell



Figure 1-9 • SX-A QCLK Architecture







Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.



PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		2.25	2.75	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	5.75	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ¹	V _{IN} = 2.7	-	70	μΑ
IIL	Input Low Leakage Current ¹	V _{IN} = 0.5	-	-70	μΑ
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4	-	V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA	-	0.55	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CCI}^{1}$	–12V _{CCI}	-	mA
		$0.3V_{CCI} \le V_{OUT} < 0.9V_{CCI}$ ¹	(-17.1(V _{CCI} - V _{OUT}))	_	mA
		0.7V _{CCI} < V _{OUT} < V _{CCI} ^{1, 2}	_	EQ 2-3 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$	-	-32V _{CCI}	mA
I _{OL(AC)}	Switching Current Low	$V_{CCI} > V_{OUT} \ge 0.6 V_{CCI}^{1}$	16V _{CCI}	-	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}^{1}$	(26.7V _{OUT})	-	mA
		0.18V _{CCI} > V _{OUT} > 0 ^{1, 2}	_	EQ 2-4 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$	-	38V _{CCI}	mA
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	–25 + (V _{IN} + 1)/0.015	-	mA
I _{CH}	High Clamp Current	$V_{CCI} + 4 > V_{IN} \ge V_{CCI} + 1$	25 + (V _{IN} – V _{CCI} – 1)/0.015	-	mA
slew _R	Output Rise Slew Rate	0.2V _{CCI} - 0.6V _{CCI} load ³	1	4	V/ns
slew _F	Output Fall Slew Rate	$0.6V_{CCI} - 0.2V_{CCI} \log^3$	1	4	V/ns

Table 2-10 • AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$

EQ 2-8

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

 $\theta_{JA} = \frac{T_J - T_A}{P}$ EQ 2-9 $\theta_{JA} = \frac{T_C - T_A}{P}$

EQ 2-10

Where:

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_{C} = Ambient temperature
- P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	οι ^θ	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$$T_{J} = 110^{\circ}C$$

 $T_{A} = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$ $\theta_{JC} = 3.2^{\circ}C/W$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13

Input Buffer Delays



t INY **C-Cell Delays**



Figure 2-6 • Input Buffer Delays

GND

Figure 2-7 • C-Cell Delays

Cell Timing Characteristics

t_{INY}



Figure 2-8 • Flip-Flops



Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Temperature and Voltage Derating Factors

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T_J = 70°C, V_{CCA} = 2.25 V)

	Junction Temperature (T _J)											
V _{CCA}	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C					
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14					
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07					
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99					

Table 2-25 A54SX16A Timing Characteristics

		-3 Speed	Speed ¹ –2 Speed –1 Spe		peed Std. Speed		Speed	-F Speed			
Parameter	Description	Min. Ma	c. Mi	n. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2, 3}										
t _{DLH}	Data-to-Pad Low to High	3.4		3.9		4.5		5.2		7.3	ns
t _{DHL}	Data-to-Pad High to Low	2.6		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	11.	5	13.4		15.2		17.9		25.0	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew	11.	3	13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.4		3.9		4.5		5.2		7.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.6		3.0		3.3		3.9		5.5	ns
d_{TLH}^{4}	Delta Low to High	0.03	1	0.037		0.043		0.051		0.071	ns/pF
${\sf d_{THL}}^4$	Delta High to Low	0.0	7	0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^4	Delta High to Low—low slew	0.05	7	0.06		0.071		0.086		0.117	ns/pF

Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL]HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-28 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Speed ¹ -2 Speed		-1 S	peed	Std. 9	Speed	-F Speed				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											
t _{PD}	Internal Array Module		0.8		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	ng											
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					-						
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t _{INYH}	lnput Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-34 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CC}$	_{Cl} = 4.75 V, T _J = 70°C)
-----------------------------------	----------------------------	--

		-3 Speed ¹	-2 Spe	ed	–1 Speed	k	Std. S	Speed	-F Speed		
Parameter	Description	Min. Max.	Min. M	lax.	Min. Ma	х.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²										
t _{DLH}	Data-to-Pad Low to High	2.1	2	2.4	2.8	3		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low	2.8	3	3.2	3.6	5		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.3	1	1.5	1.7	7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.1	2	2.4	2.8	3		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.0	3	3.5	3.9	9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.8	3	3.2	3.6	5		4.2		5.9	ns
d _{TLH} ³	Delta Low to High	0.016	0.	016	0.0	2		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low	0.026	0	.03	0.03	32		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴					•					
t _{DLH}	Data-to-Pad Low to High	1.9	2	2.2	2.5	5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low	2.5	Ź	2.9	3.3	3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6.6	7	7.6	8.6	5		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.1	2	2.4	2.7	7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4	8	8.4	9.5	5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9	2	2.2	2.!	5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.6	2	4.2	4.7	7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	Ź	2.9	3.3	3		3.9		5.4	ns
d _{TLH} ³	Delta Low to High	0.014	0.	017	0.0	17		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low	0.023	0.	029	0.03	31		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.043	0.	046	0.0	57		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-35 A54SX72A Timing Characteristics (Continued)

		-3 Sp	beed ¹	-2 S	peed	-1 S	peed	Std. 9	5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.8		1.1	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.0		1.2		1.6	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.7		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
Input Modu	le Predicted Routing Delays ³											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}$, $V_{CCI} = 3.0 \text{ V}$, $T_J = 70^{\circ}\text{C}$)

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-37 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	5 V _{CCA} = 2.25 V, V _{CCI} = 3.0 V, T _J = 70	°C)
-----------------------------------	--	-----

		–3 Speed* –2 Speed –1 Spee		peed	Std. Speed		–F S					
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	rks										1
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPVVL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{rckh}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t _{rckl}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{rckl}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{rckl}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
t _{qchkl}	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

Note: *All –3 speed grades have been discontinued.

Table 2-38 A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions V _{CCA}	= 2.25 V, V _{CCl} = 4.75 V, T _J = 70°C
--	--

		-3 Speed*		-2 Speed		-1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	rks										
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.8		2.1		2.4		3.8	ns
t _{hckl}	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{rckh}	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		3.0		3.5		4.9	ns
t _{rckl}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t _{rckh}	Input Low to High (50% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t _{rckl}	Input High to Low (50% Load) (Pad to R-cell Input)		3.0		3.4		3.9		4.6		6.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		3.9		5.5	ns
t _{rckl}	Input High to Low (100% Load) (Pad to R-cell Input)		3.2		3.6		4.1		4.8		6.8	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.9		2.2		2.5		3.0		4.1	ns
Quadrant A	rray Clock Networks											-
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.6	ns
t _{qchkl}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.4		1.6		1.9		2.7	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.4		1.6		1.8		2.1		3.0	ns
t _{qchkl}	Input High to Low (50% Load) (Pad to R-cell Input)		1.4		1.7		1.9		2.2		3.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-41 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 V, V_{CCI}$	= 4.75 V, T _J = 70°C)
----------------------------------	-----------------------------	----------------------------------

		–3 Sp	eed ¹	-2 S	peed	-1 S	–1 Speed		5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.7		3.1		3.5		4.1		5.7	ns
t _{DHL}	Data-to-Pad High to Low		3.4		3.9		4.4		5.1		7.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.7		3.1		3.5		4.1		5.7	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.4		3.9		4.4		5.1		7.2	ns
d _{TLH} ³	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.1		3.7		5.1	ns
t _{DHL}	Data-to-Pad High to Low		3.1		3.5		4.0		4.7		6.6	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		7.4		8.5		9.7		11.4		15.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.1		3.7		5.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.1		3.5		4.0		4.7		6.6	ns
d _{TLH} ³	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



100-Pin TQFP



Figure 3-2 • 100-Pin TQFP

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

329-Pin PBGA

		12	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	$\overline{0}$
В	C	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D		$\frac{1}{2}$	0	0	0	0	0	Ο	0	Ο	Ο	0	0	Ο	0	0	Ο	0	0	0	0	0	0
E) 0	0	0																0	Ő	0	0
г G		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $	0																			\bigcirc
Н		$\frac{1}{2}$	$\overline{0}$	0																$\hat{0}$	0	$\hat{0}$	\tilde{O}
J	Ċ	50	Õ	õ																ŏ	ŏ	õ	õ
к	C	00	0	0						0	0	Ο	0	0						Ο	Ο	Ο	0
L	C	00	0	0						0	0	0	0	0						0	Ο	0	0
M		$\sum_{i=1}^{i}$	0	0						Õ	Õ	Õ	Õ	Õ						Õ	Õ	Õ	0
N P		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $	0								0								0	0	\bigcirc	\mathbf{O}
R		$\frac{1}{2}$	$\overline{0}$	õ						0	0	0	0	0						0	õ	õ	0
т	C	00	Õ	Õ																Õ	õ	Õ	Õ
U	C	00	0	0																0	0	0	0
V	C	00	0	0																0	0	0	0
W		$\frac{1}{2}$	0	0	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0	Õ	0	0
Y A A) 0	\mathbf{O}	0	0	0	0	0	0	0	0	0 O	O	O	0	0	0	0	0	0	0	0	0
AB		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $							0	0	0		0									0
AC	$\left(\right)$	$\frac{1}{2}$	$\overline{0}$	0	0	0	0	0	0	0	õ	õ	õ	õ	0	0	0	0	0	0	õ	õ	õ
).		Ũ	-	Ŭ	-	-	-	Ŭ	Ŭ	Ŭ	Ŭ	-	-	Ŭ	-	-	-	-	Ŭ	Ŭ	Ŭ	- (

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

484-Pin FBGA							
Pin Number	A54SX32A Function	A54SX72A Function	N				
AD18	I/O	I/O					
AD19	I/O	I/O					
AD20	I/O	I/O					
AD21	I/O	I/O					
AD22	I/O	I/O					
AD23	V _{CCI}	V _{CCI}					
AD24	NC*	I/O					
AD25	NC*	I/O					
AD26	NC*	I/O					
AE1	NC*	NC					
AE2	I/O	I/O					
AE3	NC*	I/O					
AE4	NC*	I/O					
AE5	NC*	I/O					
AE6	NC*	I/O					
AE7	I/O	I/O					
AE8	I/O	I/O					
AE9	I/O	I/O					
AE10	I/O	I/O					
AE11	NC*	I/O					
AE12	I/O	I/O					
AE13	I/O	I/O					
AE14	I/O	I/O					
AE15	NC*	I/O					
AE16	NC*	I/O					
AE17	I/O	I/O					
AE18	I/O	I/O					
AE19	I/O	I/O					
AE20	I/O	I/O					
AE21	NC*	I/O					
AE22	NC*	I/O					
AE23	NC*	I/O					
AE24	NC*	I/O					
AE25	NC*	NC					
AE26	NC*	NC					

Pin NumberA54SX32A FunctionA54SX72A FunctionAF1NC*NCAF2NC*NCAF3NCI/OAF4NC*I/OAF4NC*I/OAF5NC*I/OAF6NC*I/OAF7I/OI/OAF8I/OI/OAF9I/OI/OAF10I/OI/OAF11NC*I/OAF12NC*I/OAF13HCLKHCLKAF14I/OQCLKBAF15NC*I/OAF16NC*I/OAF17I/OI/OAF18I/OI/OAF19I/OI/OAF16NC*I/OAF17I/OI/OAF18I/OI/OAF19I/OI/OAF20NC*I/OAF21NC*I/OAF23NC*I/OAF24NC*I/OAF25NC*I/OB1NC*I/OB2NC*I/OB3I/OI/OB4I/OI/OB7I/OI/OB8I/OI/OB9I/OI/O	484-Pin FBGA																																																																																																																														
AF1 NC* NC AF2 NC* NC AF3 NC I/O AF4 NC* I/O AF4 NC* I/O AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* NC AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* N	Pin Number	A54SX32A Function	A54SX72A Function																																																																																																																												
AF2 NC* NC AF3 NC I/O AF4 NC* I/O AF5 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* NC B1 NC*	AF1	NC*	NC																																																																																																																												
AF3 NC I/O AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* <td< td=""><td>AF2</td><td>NC*</td><td>NC</td></td<>	AF2	NC*	NC																																																																																																																												
AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* NC AF25 NC* NC B1 NC* NC B2 NC* I/O	AF3	NC	I/O																																																																																																																												
AF5 NC* VO AF6 NC* VO AF7 VO VO AF8 VO VO AF9 VO VO AF10 VO VO AF10 VO VO AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF14 VO QCLKB AF15 NC* VO AF16 NC* VO AF17 VO VO AF18 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO	AF4	NC*	I/O																																																																																																																												
AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/	AF5	NC*	I/O																																																																																																																												
AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC I/O B5 I/O I/	AF6	NC*	I/O																																																																																																																												
AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O <tr tbr=""> B8 I/O<td>AF7</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O</td><td>AF8</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O</td><td>AF9</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O</td><td>AF10</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O </td><td>AF11</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF12</td><td>NC*</td><td>NC</td></tr> <tr><td>AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF13</td><td>HCLK</td><td>HCLK</td></tr> <tr><td>AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>AF14</td><td>I/O</td><td>QCLKB</td></tr> <tr><td>AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>AF15</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO</td><td>AF16</td><td>NC*</td><td colspan="5">I/O</td></tr> <tr><td>AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF17</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO</td><td>AF18</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O</td><td>AF19</td><td>I/O</td><td colspan="5">I/O</td></tr> <tr><td>AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 <tdi o<="" td=""> I/O B9 I/O I/O</tdi></td><td>AF20</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O</td><td>AF21</td><td>NC*</td><td colspan="5">I/O</td></tr> <tr><td>AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF22</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF23</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF24</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF25</td><td>NC*</td><td>NC</td></tr> <tr><td>B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF26</td><td>NC*</td><td>NC</td></tr> <tr><td>B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>B1</td><td>NC*</td><td>NC</td></tr> <tr><td>B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B2</td><td>NC*</td><td>NC</td></tr> <tr><td>B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B3</td><td>NC*</td><td>I/O</td></tr> <tr><td>B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B4</td><td>NC*</td><td>I/O</td></tr> <tr><td>B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B5</td><td>NC*</td><td>I/O</td></tr> <tr><td>B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B6</td><td>I/O</td><td>I/O</td></tr> <tr><td>B8 I/O I/O B9 I/O I/O</td><td>B7</td><td>I/O</td><td>I/O</td></tr> <tr><td>B9 I/O I/O</td><td>B8</td><td>I/O</td><td>I/O</td></tr> <tr><td></td><td>B9</td><td>I/O</td><td>I/O</td></tr>	AF7	I/O	I/O	AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O	AF8	I/O	I/O	AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF9	I/O	I/O	AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF10	I/O	I/O	AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF11	NC*	I/O	AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF12	NC*	NC	AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF13	HCLK	HCLK	AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF14	I/O	QCLKB	AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF15	NC*	I/O	AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF16	NC*	I/O					AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF17	I/O	I/O	AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF18	I/O	I/O	AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF19	I/O	I/O					AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 <tdi o<="" td=""> I/O B9 I/O I/O</tdi>	AF20	NC*	I/O	AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF21	NC*	I/O					AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF22	NC*	I/O	AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF23	NC*	I/O	AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF24	NC*	I/O	AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF25	NC*	NC	B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF26	NC*	NC	B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	B1	NC*	NC	B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B2	NC*	NC	B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B3	NC*	I/O	B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B4	NC*	I/O	B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B5	NC*	I/O	B7 I/O I/O B8 I/O I/O B9 I/O I/O	B6	I/O	I/O	B8 I/O I/O B9 I/O I/O	B7	I/O	I/O	B9 I/O I/O	B8	I/O	I/O		B9	I/O	I/O
AF7	I/O	I/O																																																																																																																													
AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O	AF8	I/O	I/O																																																																																																																												
AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF9	I/O	I/O																																																																																																																												
AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF10	I/O	I/O																																																																																																																												
AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF11	NC*	I/O																																																																																																																												
AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF12	NC*	NC																																																																																																																												
AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF13	HCLK	HCLK																																																																																																																												
AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF14	I/O	QCLKB																																																																																																																												
AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF15	NC*	I/O																																																																																																																												
AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF16	NC*	I/O																																																																																																																												
AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF17	I/O	I/O																																																																																																																												
AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF18	I/O	I/O																																																																																																																												
AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF19	I/O	I/O																																																																																																																												
AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 <tdi o<="" td=""> I/O B9 I/O I/O</tdi>	AF20	NC*	I/O																																																																																																																												
AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF21	NC*	I/O																																																																																																																												
AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF22	NC*	I/O																																																																																																																												
AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF23	NC*	I/O																																																																																																																												
AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF24	NC*	I/O																																																																																																																												
AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF25	NC*	NC																																																																																																																												
B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF26	NC*	NC																																																																																																																												
B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	B1	NC*	NC																																																																																																																												
B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B2	NC*	NC																																																																																																																												
B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B3	NC*	I/O																																																																																																																												
B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B4	NC*	I/O																																																																																																																												
B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B5	NC*	I/O																																																																																																																												
B7 I/O I/O B8 I/O I/O B9 I/O I/O	B6	I/O	I/O																																																																																																																												
B8 I/O I/O B9 I/O I/O	B7	I/O	I/O																																																																																																																												
B9 I/O I/O	B8	I/O	I/O																																																																																																																												
	B9	I/O	I/O																																																																																																																												

484-Pin FBGA									
Pin Number	A54SX32A Function	A54SX72A Function							
B10	I/O	I/O							
B11	NC*	I/O							
B12	NC*	I/O							
B13	V _{CCI}	V _{CCI}							
B14	CLKA	CLKA							
B15	NC*	I/O							
B16	NC*	I/O							
B17	I/O	I/O							
B18	V _{CCI}	V _{CCI}							
B19	I/O	I/O							
B20	I/O	I/O							
B21	NC*	I/O							
B22	NC*	I/O							
B23	NC*	I/O							
B24	NC*	I/O							
B25	I/O	I/O							
B26	NC*	NC							
C1	NC*	I/O							
C2	NC*	I/O							
C3	NC*	I/O							
C4	NC*	I/O							
C5	I/O	I/O							
C6	V _{CCI}	V _{CCI}							
C7	I/O	I/O							
C8	I/O	I/O							
С9	V _{CCI}	V _{CCI}							
C10	I/O	I/O							
C11	I/O	I/O							
C12	I/O	I/O							
C13	PRA, I/O	PRA, I/O							
C14	I/O	I/O							
C15	I/O	QCLKD							
C16	I/O	I/O							
C17	I/O	I/O							
C18	I/O	I/O							

Note: *These pins must be left floating on the A54SX32A device.