

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---------------------------------------------------------------------------|
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 69 |
| Number of Gates | 48000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TJ) |
| Package / Case | 84-CQFP Exposed Pad and Tie Bar |
| Supplier Device Package | 84-CQFP (42x42) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1cq84b |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

| | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|----------------------------------------------|----------|----------|----------|----------|
| Routed Clocks (CLKA, CLKB) | 2 | 2 | 2 | 2 |
| Hardwired Clocks (HCLK) | 1 | 1 | 1 | 1 |
| Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD) | 0 | 0 | 0 | 4 |




Figure 1-7 • SX-A HCLK Clock Buffer




Figure 1-8 • SX-A Routed Clock Buffer



Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High. When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

| JTAG Mode | TRST ¹ | Security Fuse Programmed | PRA, PRB ² | TDI, TCK, TDO ² |
|---------------|--------------------------|--------------------------|-----------------------|----------------------------|
| Dedicated Low | | No | User I/O ³ | JTAG Disabled |
| | High | No | Probe Circuit Outputs | JTAG I/O |
| Flexible | exible Low No High No | | User I/O ³ | User I/O ³ |
| | | | Probe Circuit Outputs | JTAG I/O |
| | | Yes | Probe Circuit Secured | Probe Circuit Secured |

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

Notes:

1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.

2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.

3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.

V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.

Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings

| Symbol | Parameter | Limits | Units | |
|-------------------------------|------------------------------|----------------------------------|-------|--|
| V _{CCI} | DC Supply Voltage for I/Os | -0.3 to +6.0 | V | |
| V _{CCA} | DC Supply Voltage for Arrays | -0.3 to +3.0 | V | |
| VI | Input Voltage | -0.5 to +5.75 | V | |
| V _O Output Voltage | | –0.5 to + V _{CCI} + 0.5 | V | |
| T _{STG} | Storage Temperature | -65 to +150 | °C | |

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 Recommended Operating Conditions

| Parameter | Commercial | Industrial | Units |
|-------------------------------------------------------------------|--------------|--------------|-------|
| Temperature Range | 0 to +70 | -40 to +85 | °C |
| 2.5 V Power Supply Range (V _{CCA} and V _{CCI}) | 2.25 to 2.75 | 2.25 to 2.75 | V |
| 3.3 V Power Supply Range (V _{CCI}) | 3.0 to 3.6 | 3.0 to 3.6 | V |
| 5 V Power Supply Range (V _{CCI}) | 4.75 to 5.25 | 4.75 to 5.25 | V |

Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with $V_{CCA} = 2.5 V$

| Product | V _{CCI} = 2.5 V | V _{CCI} = 3.3 V | V _{CCI} = 5 V | | | |
|-----------------|--------------------------|--------------------------|------------------------|--|--|--|
| A545X08A 0.8 mA | | 1.0 mA | 2.9 mA | | | |
| A54SX16A 0.8 mA | | 1.0 mA | 2.9 mA | | | |
| A54SX32A | A54SX32A 0.9 mA | | 3.0 mA | | | |
| A54SX72A 3.6 mA | | 3.8 mA | 4.5 mA | | | |

Table 2-4 • Supply Voltages

| V _{CCA} | V _{CCI} * | Maximum Output Drive | |
|------------------|--------------------|----------------------|--------|
| 2. 5 V | 2.5 V | 5.75 V | 2.7 V |
| 2.5 V | 3.3 V | 5.75 V | 3.6 V |
| 2.5 V | 5 V | 5.75 V | 5.25 V |

Note: *3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

 $\theta_{JA} = \frac{T_J - T_A}{P}$ EQ 2-9 $\theta_{JA} = \frac{T_C - T_A}{P}$

EQ 2-10

Where:

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_C = Ambient temperature
- P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

| Package Type | Pin Count | οι ^θ | Still Air | 1.0 m/s 200 ft./min. | 2.5 m/s 500 ft./min. | Units |
|---------------------------------------------------------------|--------------|-----------------|-----------|-------------------------|-------------------------|-------|
| Thin Quad Flat Pack (TQFP) | 100 | 14 | 33.5 | 27.4 | 25 | °C/W |
| Thin Quad Flat Pack (TQFP) | 144 | 11 | 33.5 | 28 | 25.7 | °C/W |
| Thin Quad Flat Pack (TQFP) | 176 | 11 | 24.7 | 19.9 | 18 | °C/W |
| Plastic Quad Flat Pack (PQFP) ¹ | 208 | 8 | 26.1 | 22.5 | 20.8 | °C/W |
| Plastic Quad Flat Pack (PQFP) with Heat Spreader ² | 208 | 3.8 | 16.2 | 13.3 | 11.9 | °C/W |
| Plastic Ball Grid Array (PBGA) | 329 | 3 | 17.1 | 13.8 | 12.8 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 144 | 3.8 | 26.9 | 22.9 | 21.5 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 256 | 3.8 | 26.6 | 22.8 | 21.5 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 484 | 3.2 | 18 | 14.7 | 13.6 | °C/W |


Notes:


1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.



Output Buffer Delays





AC Test Loads




Figure 2-5 • AC Test Loads

Table 2-15 • A54SX08A Timing Characteristics

| (Worst-Case Commercial Conditions | V _{CCA} = 2.25 V, V _{CCI} = 2.25 V, T _J = 70°C) |
|-----------------------------------|------------------------------------------------------------------------------|
|-----------------------------------|------------------------------------------------------------------------------|

| | | -2 S | peed | -1 S | peed | Std. Speed | | -F Speed | | |
|--------------------|---------------------------------------------------------|------|------|------|------|------------|------|----------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (| Hardwired) Array Clock Networks | | | | | 1 | | | | 1 |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.4 | | 1.6 | | 1.8 | | 2.6 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.3 | | 1.5 | | 1.7 | | 2.4 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.5 | | 0.7 | ns |
| t _{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | | 5.8 | | ns |
| f _{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 | | 172 | MHz |
| Routed Arra | y Clock Networks | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 1.0 | | 1.1 | | 1.3 | | 1.8 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 1.0 | | 1.1 | | 1.3 | | 1.8 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 1.3 | | 1.5 | | 1.7 | | 2.4 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 0.7 | | 0.8 | | 0.9 | | 1.3 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 0.7 | | 0.8 | | 0.9 | | 1.3 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |

Table 2-25 A54SX16A Timing Characteristics

| - | | | | |
|------------------------|--------------|------------------|------------------------|------------------|
| (Worst-Case Commercial | Conditions V | 2 2 5 1 / 1 | 1 2 2 E V | T 70°C) |
| (worst-case commercial | Conditions v | $r_A = Z.ZO V.V$ | $V_{CCI} = Z.ZO V_{C}$ | $I_1 = 10^{-1}$ |
| (| | .CA =-= | | - , - <i>-</i> , |

| | | -3 Speed ¹ | -2 S | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | |
|----------------------|---------------------------------------------------|-----------------------|--------|----------|------|----------|------|------------|------|----------|-------|
| Parameter | Description | Min. Max | . Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 2.5 V LVCM | 2.5 V LVCMOS Output Module Timing ^{2, 3} | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | 3.4 | | 3.9 | | 4.5 | | 5.2 | | 7.3 | ns |
| t _{DHL} | Data-to-Pad High to Low | 2.6 | | 3.0 | | 3.3 | | 3.9 | | 5.5 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | 11.6 | | 13.4 | | 15.2 | | 17.9 | | 25.0 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.4 | | 2.8 | | 3.2 | | 3.7 | | 5.2 | ns |
| t _{ENZLS} | Data-to-Pad, Z to L—low slew | 11.8 | | 13.7 | | 15.5 | | 18.2 | | 25.5 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 3.4 | | 3.9 | | 4.5 | | 5.2 | | 7.3 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.1 | | 2.5 | | 2.8 | | 3.3 | | 4.7 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.6 | | 3.0 | | 3.3 | | 3.9 | | 5.5 | ns |
| d_{TLH}^{4} | Delta Low to High | 0.03 | | 0.037 | | 0.043 | | 0.051 | | 0.071 | ns/pF |
| d_{THL}^4 | Delta High to Low | 0.01 | 7 | 0.017 | | 0.023 | | 0.023 | | 0.037 | ns/pF |
| ${\sf d_{THLS}}^4$ | Delta High to Low—low slew | 0.05 | 7 | 0.06 | | 0.071 | | 0.086 | | 0.117 | ns/pF |

Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL]HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-26 • A54SX16A Timing Characteristics

| (Worst-Case Commercial Condition | $V_{CCA} = 2.25 \text{ V}, \text{ V}_{CCI} = 3.0 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$ |
|----------------------------------|--------------------------------------------------------------------------------------------------------|
|----------------------------------|--------------------------------------------------------------------------------------------------------|

| | | -3 Sp | beed ¹ | -2 S | peed | -1 S | peed | Std. | Speed | –F S | peed | |
|--------------------------------|-----------------------------------|-------|-------------------|------|-------|------|-------|------|-------|------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 3.3 V PCI O | utput Module Timing ² | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 2.0 | | 2.3 | | 2.6 | | 3.1 | | 4.3 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.6 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.1 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.0 | | 2.3 | | 2.6 | | 3.1 | | 4.3 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.5 | | 2.8 | | 3.2 | | 3.8 | | 5.3 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.6 | ns |
| d_{TLH}^{3} | Delta Low to High | | 0.025 | | 0.03 | | 0.03 | | 0.04 | | 0.045 | ns/pF |
| d_{THL}^{3} | Delta High to Low | | 0.015 | | 0.015 | | 0.015 | | 0.015 | | 0.025 | ns/pF |
| 3.3 V LVTTL | Output Module Timing ⁴ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 2.8 | | 3.2 | | 3.6 | | 4.3 | | 6.0 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | | 9.5 | | 10.9 | | 12.4 | | 14.6 | | 20.4 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | | 15.8 | | 18.9 | | 21.3 | | 25.4 | | 34.9 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.8 | | 3.2 | | 3.6 | | 4.3 | | 6.0 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.9 | | 3.3 | | 3.7 | | 4.4 | | 6.2 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.7 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |
| d_{TLH}^{3} | Delta Low to High | | 0.025 | | 0.03 | | 0.03 | | 0.04 | | 0.045 | ns/pF |
| d_{THL}^{3} | Delta High to Low | | 0.015 | | 0.015 | | 0.015 | | 0.015 | | 0.025 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | | 0.053 | | 0.053 | | 0.067 | | 0.073 | | 0.107 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25 Ω resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} - 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-33 • A54SX32A Timing Characteristics

| (Worst-Case Commercial Conditions | $V_{CCA} = 2.25 V, V_{CCI} = 3.0$ | V, T _J = 70°C) |
|-----------------------------------|-----------------------------------|---------------------------|
|-----------------------------------|-----------------------------------|---------------------------|

| | | –3 Sp | beed ¹ | -2 S | peed | -1 S | peed | Std. | Speed | –F S | peed | |
|-----------------------------------------------|----------------------------------|-------|-------------------|------|-------|------|-------|------|-------|------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 3.3 V PCI Ou | utput Module Timing ² | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 1.9 | | 2.2 | | 2.4 | | 2.9 | | 4.0 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 2.0 | | 2.3 | | 2.6 | | 3.1 | | 4.3 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.1 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 1.9 | | 2.2 | | 2.4 | | 2.9 | | 4.0 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.5 | | 2.8 | | 3.2 | | 3.8 | | 5.3 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.0 | | 2.3 | | 2.6 | | 3.1 | | 4.3 | ns |
| d_{TLH}^{3} | Delta Low to High | | 0.025 | | 0.03 | | 0.03 | | 0.04 | | 0.045 | ns/pF |
| d_{THL}^{3} | Delta High to Low | | 0.015 | | 0.015 | | 0.015 | | 0.015 | | 0.025 | ns/pF |
| 3.3 V LVTTL Output Module Timing ⁴ | | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 2.6 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 2.6 | | 3.0 | | 3.3 | | 3.9 | | 5.5 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | | 9.0 | | 10.4 | | 11.8 | | 13.8 | | 19.3 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | | 15.8 | | 18.9 | | 21.3 | | 25.4 | | 34.9 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.6 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.9 | | 3.3 | | 3.7 | | 4.4 | | 6.2 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.6 | | 3.0 | | 3.3 | | 3.9 | | 5.5 | ns |
| d _{TLH} ³ | Delta Low to High | | 0.025 | | 0.03 | | 0.03 | | 0.04 | | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | | 0.015 | | 0.015 | | 0.015 | | 0.015 | | 0.025 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | | 0.053 | | 0.053 | | 0.067 | | 0.073 | | 0.107 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25 Ω resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} - 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-34 • A54SX32A Timing Characteristics

| (Worst-Case Commercial Conditions | V _{CCA} = 2.25 V, V _{CCI} = 4.75 V, T _J = 70°C) |
|-----------------------------------|------------------------------------------------------------------------------|
|-----------------------------------|------------------------------------------------------------------------------|

| | | -3 S | peed ¹ | -2 S | peed | -1 S | peed | Std. | Speed | –F S | peed | |
|--------------------------------|-------------------------------------------|------|-------------------|------|-------|------|-------|------|-------|------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 5 V PCI Out | put Module Timing ² | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 2.1 | | 2.4 | | 2.8 | | 3.2 | | 4.5 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.9 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.1 | | 2.4 | | 2.8 | | 3.2 | | 4.5 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 3.0 | | 3.5 | | 3.9 | | 4.6 | | 6.4 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.9 | ns |
| d_{TLH}^{3} | Delta Low to High | | 0.016 | | 0.016 | | 0.02 | | 0.022 | | 0.032 | ns/pF |
| d_{THL}^{3} | Delta High to Low | | 0.026 | | 0.03 | | 0.032 | | 0.04 | | 0.052 | ns/pF |
| 5 V TTL Out | 5 V TTL Output Module Timing ⁴ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 1.9 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 2.5 | | 2.9 | | 3.3 | | 3.9 | | 5.4 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.2 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.7 | | 3.2 | | 4.5 | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | | 7.4 | | 8.4 | | 9.5 | | 11.0 | | 15.4 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 1.9 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 3.6 | | 4.2 | | 4.7 | | 5.6 | | 7.8 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.5 | | 2.9 | | 3.3 | | 3.9 | | 5.4 | ns |
| d _{TLH} ³ | Delta Low to High | | 0.014 | | 0.017 | | 0.017 | | 0.023 | | 0.031 | ns/pF |
| d_{THL}^3 | Delta High to Low | | 0.023 | | 0.029 | | 0.031 | | 0.037 | | 0.051 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | | 0.043 | | 0.046 | | 0.057 | | 0.066 | | 0.089 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



Package Pin Assignments

208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

| | 2 | 08-Pin PQF | P | | 208-Pin PQFP | | | | | | | | | |
|---------------|----------------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|----------------------|--|--|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | | | | | |
| 1 | GND | GND | GND | GND | 36 | I/O | I/O | I/O | I/O | | | | | |
| 2 | TDI, I/O | TDI, I/O | tdi, I/o | TDI, I/O | 37 | I/O | I/O | I/O | I/O | | | | | |
| 3 | I/O | I/O | I/O | I/O | 38 | I/O | I/O | I/O | I/O | | | | | |
| 4 | NC | I/O | I/O | I/O | 39 | NC | ΙΟ | I/O | I/O | | | | | |
| 5 | I/O | I/O | I/O | I/O | 40 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | | | | | |
| 6 | NC | I/O | I/O | I/O | 41 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | | | | | |
| 7 | I/O | I/O | I/O | I/O | 42 | I/O | I/O | I/O | I/O | | | | | |
| 8 | I/O | I/O | I/O | I/O | 43 | I/O | I/O | I/O | I/O | | | | | |
| 9 | I/O | I/O | I/O | I/O | 44 | I/O | I/O | I/O | I/O | | | | | |
| 10 | I/O | I/O | I/O | I/O | 45 | I/O | I/O | I/O | I/O | | | | | |
| 11 | TMS | TMS | TMS | TMS | 46 | I/O | I/O | I/O | I/O | | | | | |
| 12 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | 47 | I/O | I/O | I/O | I/O | | | | | |
| 13 | I/O | I/O | I/O | I/O | 48 | NC | I/O | I/O | I/O | | | | | |
| 14 | NC | I/O | I/O | I/O | 49 | I/O | I/O | I/O | I/O | | | | | |
| 15 | I/O | I/O | I/O | I/O | 50 | NC | ΙΟ | I/O | I/O | | | | | |
| 16 | I/O | I/O | I/O | I/O | 51 | I/O | I/O | I/O | I/O | | | | | |
| 17 | NC | I/O | I/O | I/O | 52 | GND | GND | GND | GND | | | | | |
| 18 | I/O | I/O | I/O | GND | 53 | I/O | I/O | I/O | I/O | | | | | |
| 19 | I/O | I/O | I/O | V _{CCA} | 54 | I/O | I/O | I/O | I/O | | | | | |
| 20 | NC | I/O | I/O | I/O | 55 | I/O | I/O | I/O | I/O | | | | | |
| 21 | I/O | I/O | I/O | I/O | 56 | I/O | I/O | I/O | I/O | | | | | |
| 22 | I/O | I/O | I/O | I/O | 57 | I/O | I/O | I/O | I/O | | | | | |
| 23 | NC | I/O | I/O | I/O | 58 | I/O | I/O | I/O | I/O | | | | | |
| 24 | I/O | I/O | I/O | I/O | 59 | I/O | I/O | I/O | I/O | | | | | |
| 25 | NC | NC | NC | I/O | 60 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | | | | | |
| 26 | GND | GND | GND | GND | 61 | NC | I/O | I/O | I/O | | | | | |
| 27 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | 62 | I/O | I/O | I/O | I/O | | | | | |
| 28 | GND | GND | GND | GND | 63 | I/O | I/O | I/O | I/O | | | | | |
| 29 | I/O | I/O | I/O | I/O | 64 | NC | I/O | I/O | I/O | | | | | |
| 30 | TRST, I/O | trst, I/O | trst, I/O | TRST, I/O | 65 | I/O | I/O | NC | I/O | | | | | |
| 31 | NC | I/O | I/O | I/O | 66 | I/O | I/O | I/O | I/O | | | | | |
| 32 | I/O | I/O | I/O | I/O | 67 | NC | I/O | I/O | I/O | | | | | |
| 33 | I/O | I/O | I/O | I/O | 68 | I/O | I/O | I/O | I/O | | | | | |
| 34 | I/O | I/O | I/O | I/O | 69 | I/O | I/O | I/O | I/O | | | | | |
| 35 | NC | I/O | I/O | I/O | 70 | NC | I/O | I/O | I/O | | | | | |



| | 2 | 08-Pin PQF | P | | 208-Pin PQFP | | | | | | | | | | |
|---------------|----------------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|----------------------|--|--|--|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | | | | | | |
| 71 | I/O | I/O | I/O | I/O | 106 | NC | I/O | I/O | I/O | | | | | | |
| 72 | I/O | I/O | I/O | I/O | 107 | I/O | ΙΟ | I/O | I/O | | | | | | |
| 73 | NC | I/O | I/O | I/O | 108 | NC | I/O | I/O | I/O | | | | | | |
| 74 | I/O | I/O | I/O | QCLKA | 109 | I/O | ΙΟ | I/O | I/O | | | | | | |
| 75 | NC | I/O | I/O | I/O | 110 | I/O | ΙΟ | I/O | I/O | | | | | | |
| 76 | PRB, I/O | PRB, I/O | PRB, I/O | PRB,I/O | 111 | I/O | ΙΟ | I/O | I/O | | | | | | |
| 77 | GND | GND | GND | GND | 112 | I/O | ΙΟ | I/O | I/O | | | | | | |
| 78 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | 113 | I/O | ΙΟ | I/O | I/O | | | | | | |
| 79 | GND | GND | GND | GND | 114 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | | | | | | |
| 80 | NC | NC | NC | NC | 115 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | | | | | | |
| 81 | I/O | I/O | I/O | I/O | 116 | NC | I/O | I/O | GND | | | | | | |
| 82 | HCLK | HCLK | HCLK | HCLK | 117 | I/O | I/O | I/O | V _{CCA} | | | | | | |
| 83 | I/O | I/O | I/O | V _{CCI} | 118 | I/O | I/O | I/O | I/O | | | | | | |
| 84 | I/O | I/O | I/O | QCLKB | 119 | NC | I/O | I/O | I/O | | | | | | |
| 85 | NC | I/O | I/O | I/O | 120 | I/O | I/O | I/O | I/O | | | | | | |
| 86 | I/O | I/O | I/O | I/O | 121 | I/O | I/O | I/O | I/O | | | | | | |
| 87 | I/O | I/O | I/O | I/O | 122 | NC | I/O | I/O | I/O | | | | | | |
| 88 | NC | I/O | I/O | I/O | 123 | I/O | I/O | I/O | I/O | | | | | | |
| 89 | I/O | I/O | I/O | I/O | 124 | I/O | I/O | I/O | I/O | | | | | | |
| 90 | I/O | I/O | I/O | I/O | 125 | NC | I/O | I/O | I/O | | | | | | |
| 91 | NC | I/O | I/O | I/O | 126 | I/O | I/O | I/O | I/O | | | | | | |
| 92 | I/O | I/O | I/O | I/O | 127 | I/O | I/O | I/O | I/O | | | | | | |
| 93 | I/O | I/O | I/O | I/O | 128 | I/O | I/O | I/O | I/O | | | | | | |
| 94 | NC | I/O | I/O | I/O | 129 | GND | GND | GND | GND | | | | | | |
| 95 | I/O | I/O | I/O | I/O | 130 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | | | | | | |
| 96 | I/O | I/O | I/O | I/O | 131 | GND | GND | GND | GND | | | | | | |
| 97 | NC | I/O | I/O | I/O | 132 | NC | NC | NC | I/O | | | | | | |
| 98 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | 133 | I/O | I/O | I/O | I/O | | | | | | |
| 99 | I/O | I/O | I/O | I/O | 134 | I/O | I/O | I/O | I/O | | | | | | |
| 100 | I/O | I/O | I/O | I/O | 135 | NC | I/O | I/O | I/O | | | | | | |
| 101 | I/O | I/O | I/O | I/O | 136 | I/O | I/O | I/O | I/O | | | | | | |
| 102 | I/O | I/O | I/O | I/O | 137 | I/O | I/O | I/O | I/O | | | | | | |
| 103 | TDO, I/O | TDO, I/O | TDO, I/O | TDO, I/O | 138 | NC | I/O | I/O | I/O | | | | | | |
| 104 | I/O | I/O | I/O | I/O | 139 | I/O | I/O | I/O | I/O | | | | | | |
| 105 | GND | GND | GND | GND | 140 | I/O | I/O | I/O | I/O | | | | | | |

329-Pin PBGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
|----------|------------|----------|---|----------|--------|---|---|----------|---|----------|------------|---------------|----|------------|----------|----|----------|----|--------|------------|----------|------------|--------------|
| A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| в | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ~ | ~ | ~ | 0 | ~ | 0 | Õ | 0 | 0 | 0 | 0 | 0 | ~ | 0 |
| D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | \bigcirc | 0 | 0 | 0 | 0 | 0 | 0 | ~ | ~ | 0 |
| E F | 0 | <u> </u> | 0 | <u> </u> | | | | | | | | | | | | | | | | 0 | <u> </u> | 0 | 0 |
| G | 0 | <u> </u> | 0 | \sim | | | | | | | | | | | | | | | | 0 | \sim | ž | 0 |
| н | ŏ | - | õ | - | | | | | | | | | | | | | | | | õ | · · | õ | 0 |
| ſ | Ō | Õ | Õ | Ō | | | | | | | | | | | | | | | | Õ | Õ | Õ | Õ |
| к | 0 | Ο | Ο | Ο | | | | | | Ο | Ο | Ο | 0 | Ο | | | | | | Ο | Ο | Ο | 0 |
| L | 0 | 0 | 0 | ~ | | | | | | - | - | - | 0 | Ξ | | | | | | 0 | 0 | 0 | 0 |
| MN | 0 | | ~ | 0 | | | | | | <u> </u> | $\tilde{}$ | $\tilde{}$ | O | ~ | | | | | | 0 | ~ | ~ | 0 |
| P | 0 | 0 | 0 | 0 | | | | | | - | - | - | | - | | | | | | \bigcirc | \sim | $\tilde{}$ | \mathbf{O} |
| R | - | - | õ | <u> </u> | | | | | | 0 | 0 | \cup | | \cup | | | | | | õ | - | õ | Ŭ |
| т | Õ | Õ | Õ | Õ | | | | | | | | | | | | | | | | Õ | õ | õ | Õ |
| υ | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | 0 | Ο | 0 | 0 |
| V | 0 | Ο | Ο | 0 | | | | | | | | | | | | | | | | Ο | Ο | Ο | 0 |
| W | - | 0 | - | - | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0 | \sim | 0 | \sim |
| Y | 0 | 0 | 0 | 0 | \sim | ~ | - | _ | - | - | - | - | - | _ | _ | _ | - | - | \sim | 0 | - | ~ | ~ |
| AA AB | 0 | 0 | 0 | 0 | 0 | 0 | - | <u> </u> | - | - | - | - | | - | <u> </u> | - | <u> </u> | - | 0 | 0 | | 0 | 0 |
| AC | 0 | 0 | | ~ | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0 | - | - | - |
| L | \searrow | _ | _ | _ | _ | _ | _ | _ | _ | _ | | $\overline{}$ | | \sim | _ | _ | _ | _ | _ | _ | | \sim | \leq |

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



| A54SX32A | | | | | | | | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|--|--|--|--|--|--|
| Pin Number A54SX32A Function V22 V0 V23 V0 W1 V0 W2 V0 W21 V0 W22 V0 W23 NC Y1 NC Y2 V0 Y3 V0 Y4 GND Y5 I/0 Y6 I/0 Y7 I/0 Y8 I/0 | | | | | | | | | | | |
| Function | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| NC | | | | | | | | | | | |
| NC | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| GND | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| V _{CCA} | | | | | | | | | | | |
| NC | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| GND | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| I/O | | | | | | | | | | | |
| | | | | | | | | | | | |

| | 256-Pi | n FBGA | | 256-Pin FBGA | | | | | | | | | |
|------------|----------------------|----------------------|----------------------|--------------|----------------------|----------------------|----------------------|--|--|--|--|--|--|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function | Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function | | | | | | |
| A1 | GND | GND | GND | C6 | I/O | I/O | I/O | | | | | | |
| A2 | TCK, I/O | TCK, I/O | TCK, I/O | C7 | I/O | I/O | I/O | | | | | | |
| A3 | I/O | I/O | I/O | C8 | I/O | I/O | I/O | | | | | | |
| A4 | I/O | I/O | I/O | С9 | CLKA | CLKA | CLKA | | | | | | |
| A5 | I/O | I/O | I/O | C10 | I/O | I/O | I/O | | | | | | |
| A6 | I/O | I/O | I/O | C11 | I/O | I/O | I/O | | | | | | |
| A7 | I/O | I/O | I/O | C12 | I/O | I/O | I/O | | | | | | |
| A8 | I/O | I/O | I/O | C13 | I/O | I/O | I/O | | | | | | |
| A9 | CLKB | CLKB | CLKB | C14 | I/O | I/O | I/O | | | | | | |
| A10 | I/O | I/O | I/O | C15 | I/O | I/O | I/O | | | | | | |
| A11 | I/O | I/O | I/O | C16 | I/O | I/O | I/O | | | | | | |
| A12 | NC | I/O | I/O | D1 | I/O | I/O | I/O | | | | | | |
| A13 | I/O | I/O | I/O | D2 | I/O | I/O | I/O | | | | | | |
| A14 | I/O | I/O | I/O | D3 | I/O | I/O | I/O | | | | | | |
| A15 | GND | GND | GND | D4 | I/O | I/O | I/O | | | | | | |
| A16 | GND | GND | GND | D5 | I/O | I/O | I/O | | | | | | |
| B1 | I/O | I/O | I/O | D6 | I/O | I/O | I/O | | | | | | |
| B2 | GND | GND | GND | D7 | I/O | I/O | I/O | | | | | | |
| B3 | I/O | I/O | I/O | D8 | PRA, I/O | PRA, I/O | PRA, I/O | | | | | | |
| B4 | I/O | I/O | I/O | D9 | I/O | I/O | QCLKD | | | | | | |
| B5 | I/O | I/O | I/O | D10 | I/O | I/O | I/O | | | | | | |
| B6 | NC | I/O | I/O | D11 | NC | I/O | I/O | | | | | | |
| B7 | I/O | I/O | I/O | D12 | I/O | I/O | I/O | | | | | | |
| B8 | V _{CCA} | V _{CCA} | V _{CCA} | D13 | I/O | I/O | I/O | | | | | | |
| B9 | I/O | I/O | I/O | D14 | I/O | I/O | I/O | | | | | | |
| B10 | I/O | I/O | I/O | D15 | I/O | I/O | I/O | | | | | | |
| B11 | NC | I/O | I/O | D16 | I/O | I/O | I/O | | | | | | |
| B12 | I/O | I/O | I/O | E1 | I/O | I/O | I/O | | | | | | |
| B13 | I/O | I/O | I/O | E2 | I/O | I/O | I/O | | | | | | |
| B14 | I/O | I/O | I/O | E3 | I/O | I/O | I/O | | | | | | |
| B15 | GND | GND | GND | E4 | I/O | I/O | I/O | | | | | | |
| B16 | I/O | I/O | I/O | E5 | I/O | I/O | I/O | | | | | | |
| C1 | I/O | I/O | I/O | E6 | I/O | I/O | I/O | | | | | | |
| C2 | TDI, I/O | TDI, I/O | TDI, I/O | E7 | I/O | I/O | QCLKC | | | | | | |
| C3 | GND | GND | GND | E8 | I/O | I/O | I/O | | | | | | |
| C4 | I/O | I/O | I/O | E9 | I/O | I/O | I/O | | | | | | |
| C5 | NC | I/O | I/O | E10 | I/O | I/O | Ι/O | | | | | | |



| | 256-Pi | n FBGA | | 256-Pin FBGA | | | | | | | | | |
|------------|----------------------|----------------------|----------------------|--------------|----------------------|----------------------|----------------------|--|--|--|--|--|--|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function | Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function | | | | | | |
| E11 | I/O | I/O | I/O | G16 | I/O | I/O | I/O | | | | | | |
| E12 | I/O | I/O | I/O | H1 | I/O | I/O | I/O | | | | | | |
| E13 | NC | I/O | I/O | H2 | I/O | I/O | I/O | | | | | | |
| E14 | I/O | I/O | I/O | H3 | V _{CCA} | V _{CCA} | V _{CCA} | | | | | | |
| E15 | I/O | I/O | I/O | H4 | TRST, I/O | TRST, I/O | TRST, I/O | | | | | | |
| E16 | I/O | I/O | I/O | H5 | I/O | I/O | I/O | | | | | | |
| F1 | I/O | I/O | I/O | H6 | V _{CCI} | V _{CCI} | V _{CCI} | | | | | | |
| F2 | I/O | I/O | I/O | H7 | GND | GND | GND | | | | | | |
| F3 | I/O | I/O | I/O | H8 | GND | GND | GND | | | | | | |
| F4 | TMS | TMS | TMS | Н9 | GND | GND | GND | | | | | | |
| F5 | I/O | I/O | I/O | H10 | GND | GND | GND | | | | | | |
| F6 | I/O | I/O | I/O | H11 | V _{CCI} | V _{CCI} | V _{CCI} | | | | | | |
| F7 | V _{CCI} | V _{CCI} | V _{CCI} | H12 | I/O | I/O | I/O | | | | | | |
| F8 | V _{CCI} | V _{CCI} | V _{CCI} | H13 | I/O | I/O | I/O | | | | | | |
| F9 | V _{CCI} | V _{CCI} | V _{CCI} | H14 | I/O | I/O | I/O | | | | | | |
| F10 | V _{CCI} | V _{CCI} | V _{CCI} | H15 | I/O | I/O | I/O | | | | | | |
| F11 | I/O | I/O | I/O | H16 | NC | I/O | I/O | | | | | | |
| F12 | VCCA | VCCA | VCCA | J1 | NC | I/O | I/O | | | | | | |
| F13 | I/O | I/O | I/O | J2 | NC | I/O | I/O | | | | | | |
| F14 | I/O | I/O | I/O | J3 | NC | I/O | I/O | | | | | | |
| F15 | I/O | I/O | I/O | J4 | I/O | I/O | I/O | | | | | | |
| F16 | I/O | I/O | I/O | J5 | I/O | I/O | I/O | | | | | | |
| G1 | NC | I/O | I/O | J6 | V _{CCI} | V _{CCI} | V _{CCI} | | | | | | |
| G2 | I/O | I/O | I/O | J7 | GND | GND | GND | | | | | | |
| G3 | NC | I/O | I/O | J8 | GND | GND | GND | | | | | | |
| G4 | I/O | I/O | I/O | J9 | GND | GND | GND | | | | | | |
| G5 | I/O | I/O | I/O | J10 | GND | GND | GND | | | | | | |
| G6 | V _{CCI} | V _{CCI} | V _{CCI} | J11 | V _{CCI} | V _{CCI} | V _{CCI} | | | | | | |
| G7 | GND | GND | GND | J12 | I/O | I/O | I/O | | | | | | |
| G8 | GND | GND | GND | J13 | I/O | I/O | I/O | | | | | | |
| G9 | GND | GND | GND | J14 | I/O | I/O | I/O | | | | | | |
| G10 | GND | GND | GND | J15 | I/O | I/O | I/O | | | | | | |
| G11 | V _{CCI} | V _{CCI} | V _{CCI} | J16 | I/O | I/O | I/O | | | | | | |
| G12 | I/O | I/O | I/O | K1 | I/O | I/O | I/O | | | | | | |
| G13 | GND | GND | GND | К2 | I/O | I/O | I/O | | | | | | |
| G14 | NC | I/O | I/O | К3 | NC | I/O | I/O | | | | | | |
| G15 | V _{CCA} | V _{CCA} | V _{CCA} | К4 | V _{CCA} | V _{CCA} | V _{CCA} | | | | | | |