



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                            |
| Number of LABs/CLBs            | 2880                                                                                                                                                              |
| Number of Logic Elements/Cells | -                                                                                                                                                                 |
| Total RAM Bits                 | -                                                                                                                                                                 |
| Number of I/O                  | 69                                                                                                                                                                |
| Number of Gates                | 48000                                                                                                                                                             |
| Voltage - Supply               | 2.25V ~ 5.25V                                                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | -55°C ~ 125°C (TC)                                                                                                                                                |
| Package / Case                 | 84-CQFP Exposed Pad and Tie Bar                                                                                                                                   |
| Supplier Device Package        | 84-CQFP (42x42)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1cq84m">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1cq84m</a> |

# Table of Contents

## General Description

|                                    |      |
|------------------------------------|------|
| Introduction .....                 | 1-1  |
| SX-A Family Architecture .....     | 1-1  |
| Other Architectural Features ..... | 1-7  |
| Programming .....                  | 1-13 |
| Related Documents .....            | 1-14 |
| Pin Description .....              | 1-15 |

## Detailed Specifications

|                                                |      |
|------------------------------------------------|------|
| Operating Conditions .....                     | 2-1  |
| Typical SX-A Standby Current .....             | 2-1  |
| Electrical Specifications .....                | 2-2  |
| PCI Compliance for the SX-A Family .....       | 2-3  |
| Thermal Characteristics .....                  | 2-11 |
| SX-A Timing Model .....                        | 2-14 |
| Sample Path Calculations .....                 | 2-14 |
| Output Buffer Delays .....                     | 2-15 |
| AC Test Loads .....                            | 2-15 |
| Input Buffer Delays .....                      | 2-16 |
| C-Cell Delays .....                            | 2-16 |
| Cell Timing Characteristics .....              | 2-16 |
| Timing Characteristics .....                   | 2-17 |
| Temperature and Voltage Derating Factors ..... | 2-17 |
| Timing Characteristics .....                   | 2-18 |

## Package Pin Assignments

|                    |      |
|--------------------|------|
| 208-Pin PQFP ..... | 3-1  |
| 100-Pin TQFP ..... | 3-5  |
| 144-Pin TQFP ..... | 3-8  |
| 176-Pin TQFP ..... | 3-11 |
| 329-Pin PBGA ..... | 3-14 |
| 144-Pin FBGA ..... | 3-18 |
| 256-Pin FBGA ..... | 3-21 |
| 484-Pin FBGA ..... | 3-26 |

## Datasheet Information

|                                                                                                    |     |
|----------------------------------------------------------------------------------------------------|-----|
| List of Changes .....                                                                              | 4-1 |
| Datasheet Categories .....                                                                         | 4-3 |
| International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) ..... | 4-3 |

## Electrical Specifications

Table 2-5 • 3.3 V LVTTTL and 5 V TTL Electrical Specifications

| Symbol                           | Parameter                                                                         |                           | Commercial           |      | Industrial           |      | Units |
|----------------------------------|-----------------------------------------------------------------------------------|---------------------------|----------------------|------|----------------------|------|-------|
|                                  |                                                                                   |                           | Min.                 | Max. | Min.                 | Max. |       |
| V <sub>OH</sub>                  | V <sub>CCI</sub> = Minimum<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OH</sub> = -1 mA) | 0.9 V <sub>CCI</sub> |      | 0.9 V <sub>CCI</sub> |      | V     |
|                                  | V <sub>CCI</sub> = Minimum<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OH</sub> = -8 mA) | 2.4                  |      | 2.4                  |      | V     |
| V <sub>OL</sub>                  | V <sub>CCI</sub> = Minimum<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OL</sub> = 1 mA)  | 0.4                  |      | 0.4                  |      | V     |
|                                  | V <sub>CCI</sub> = Minimum<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OL</sub> = 12 mA) | 0.4                  |      | 0.4                  |      | V     |
| V <sub>IL</sub>                  | Input Low Voltage                                                                 |                           | 0.8                  |      | 0.8                  |      | V     |
| V <sub>IH</sub>                  | Input High Voltage                                                                |                           | 2.0                  | 5.75 | 2.0                  | 5.75 | V     |
| I <sub>IL</sub> /I <sub>IH</sub> | Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND                  |                           | -10                  | 10   | -10                  | 10   | μA    |
| I <sub>OZ</sub>                  | Tristate Output Leakage Current                                                   |                           | -10                  | 10   | -10                  | 10   | μA    |
| t <sub>R</sub> , t <sub>F</sub>  | Input Transition Time t <sub>R</sub> , t <sub>F</sub>                             |                           | 10                   |      | 10                   |      | ns    |
| C <sub>IO</sub>                  | I/O Capacitance                                                                   |                           | 10                   |      | 10                   |      | pF    |
| I <sub>CC</sub>                  | Standby Current                                                                   |                           | 10                   |      | 20                   |      | mA    |
| IV Curve*                        | Can be derived from the IBIS model on the web.                                    |                           |                      |      |                      |      |       |

**Note:** \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVC MOS2 Electrical Specifications

| Symbol                           | Parameter                                                                     |                             | Commercial |      | Industrial |      | Units |
|----------------------------------|-------------------------------------------------------------------------------|-----------------------------|------------|------|------------|------|-------|
|                                  |                                                                               |                             | Min.       | Max. | Min.       | Max. |       |
| V <sub>OH</sub>                  | V <sub>DD</sub> = MIN,<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OH</sub> = -100 μA) | 2.1        |      | 2.1        |      | V     |
|                                  | V <sub>DD</sub> = MIN,<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OH</sub> = -1 mA)   | 2.0        |      | 2.0        |      | V     |
|                                  | V <sub>DD</sub> = MIN,<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OH</sub> = -2 mA)   | 1.7        |      | 1.7        |      | V     |
| V <sub>OL</sub>                  | V <sub>DD</sub> = MIN,<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OL</sub> = 100 μA)  |            | 0.2  |            | 0.2  | V     |
|                                  | V <sub>DD</sub> = MIN,<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OL</sub> = 1 mA)    |            | 0.4  |            | 0.4  | V     |
|                                  | V <sub>DD</sub> = MIN,<br>V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> | (I <sub>OL</sub> = 2 mA)    |            | 0.7  |            | 0.7  | V     |
| V <sub>IL</sub>                  | Input Low Voltage, V <sub>OUT</sub> ≤ V <sub>VOL(max)</sub>                   |                             | -0.3       | 0.7  | -0.3       | 0.7  | V     |
| V <sub>IH</sub>                  | Input High Voltage, V <sub>OUT</sub> ≥ V <sub>VOH(min)</sub>                  |                             | 1.7        | 5.75 | 1.7        | 5.75 | V     |
| I <sub>IL</sub> /I <sub>IH</sub> | Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND              |                             | -10        | 10   | -10        | 10   | μA    |
| I <sub>OZ</sub>                  | Tristate Output Leakage Current, V <sub>OUT</sub> = V <sub>CCI</sub> or GND   |                             | -10        | 10   | -10        | 10   | μA    |
| t <sub>R</sub> , t <sub>F</sub>  | Input Transition Time t <sub>R</sub> , t <sub>F</sub>                         |                             |            | 10   |            | 10   | ns    |
| C <sub>IO</sub>                  | I/O Capacitance                                                               |                             |            | 10   |            | 10   | pF    |
| I <sub>CC</sub>                  | Standby Current                                                               |                             |            | 10   |            | 20   | mA    |
| IV Curve*                        | Can be derived from the IBIS model on the web.                                |                             |            |      |            |      |       |

**Note:** \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

## Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

### Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

EQ 2-5

### DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{\text{DC}} = I_{\text{standby}} * V_{\text{CCA}}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the [eX, SX-A and RT54SX-S Power Calculator](#).

### AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{\text{AC}} = P_{\text{C-cells}} + P_{\text{R-cells}} + P_{\text{CLKA}} + P_{\text{CLKB}} + P_{\text{HCLK}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 2-7

or:

$$P_{\text{AC}} = V_{\text{CCA}}^2 * [(m * C_{\text{EQCM}} * f_m)_{\text{C-cells}} + (m * C_{\text{EQSM}} * f_m)_{\text{R-cells}} + (n * C_{\text{EQI}} * f_n)_{\text{Input Buffer}} + (p * (C_{\text{EQO}} + C_L) * f_p)_{\text{Output Buffer}} + (0.5 * (q_1 * C_{\text{EQCR}} * f_{q1}) + (r_1 * f_{q1}))_{\text{CLKA}} + (0.5 * (q_2 * C_{\text{EQCR}} * f_{q2}) + (r_2 * f_{q2}))_{\text{CLKB}} + (0.5 * (s_1 * C_{\text{EQHV}} * f_{s1}) + (C_{\text{EQHF}} * f_{s1}))_{\text{HCLK}}]$$

EQ 2-8

# Thermal Characteristics

## Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JA} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_C$  = Ambient temperature
- $P$  = total power dissipated by the device


Table 2-12 • Package Thermal Characteristics

| Package Type                                                  | Pin Count | $\theta_{JC}$ | $\theta_{JA}$ |                         |                         | Units |
|---------------------------------------------------------------|-----------|---------------|---------------|-------------------------|-------------------------|-------|
|                                                               |           |               | Still Air     | 1.0 m/s<br>200 ft./min. | 2.5 m/s<br>500 ft./min. |       |
| Thin Quad Flat Pack (TQFP)                                    | 100       | 14            | 33.5          | 27.4                    | 25                      | °C/W  |
| Thin Quad Flat Pack (TQFP)                                    | 144       | 11            | 33.5          | 28                      | 25.7                    | °C/W  |
| Thin Quad Flat Pack (TQFP)                                    | 176       | 11            | 24.7          | 19.9                    | 18                      | °C/W  |
| Plastic Quad Flat Pack (PQFP) <sup>1</sup>                    | 208       | 8             | 26.1          | 22.5                    | 20.8                    | °C/W  |
| Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup> | 208       | 3.8           | 16.2          | 13.3                    | 11.9                    | °C/W  |
| Plastic Ball Grid Array (PBGA)                                | 329       | 3             | 17.1          | 13.8                    | 12.8                    | °C/W  |
| Fine Pitch Ball Grid Array (FBGA)                             | 144       | 3.8           | 26.9          | 22.9                    | 21.5                    | °C/W  |
| Fine Pitch Ball Grid Array (FBGA)                             | 256       | 3.8           | 26.6          | 22.8                    | 21.5                    | °C/W  |
| Fine Pitch Ball Grid Array (FBGA)                             | 484       | 3.2           | 18            | 14.7                    | 13.6                    | °C/W  |

### Notes:

- The A54SX08A PQ208 has no heat spreader.
- The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

## SX-A Timing Model



**Note:** \*Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

## Sample Path Calculations

### Hardwired Clock

$$\begin{aligned} \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\ &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns} \end{aligned}$$

### Routed Clock

$$\begin{aligned} \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\ &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns} \end{aligned}$$

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

## Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                              | Description                           | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|----------------------------------------|---------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                        |                                       | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| C-Cell Propagation Delays <sup>1</sup> |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>PD</sub>                        | Internal Array Module                 | 0.9      |      | 1.1      |      | 1.2        |      | 1.7      |      | ns    |
| Predicted Routing Delays <sup>2</sup>  |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>DC</sub>                        | FO = 1 Routing Delay, Direct Connect  | 0.1      |      | 0.1      |      | 0.1        |      | 0.1      |      | ns    |
| t <sub>FC</sub>                        | FO = 1 Routing Delay, Fast Connect    | 0.3      |      | 0.3      |      | 0.4        |      | 0.6      |      | ns    |
| t <sub>RD1</sub>                       | FO = 1 Routing Delay                  | 0.3      |      | 0.4      |      | 0.5        |      | 0.6      |      | ns    |
| t <sub>RD2</sub>                       | FO = 2 Routing Delay                  | 0.5      |      | 0.5      |      | 0.6        |      | 0.8      |      | ns    |
| t <sub>RD3</sub>                       | FO = 3 Routing Delay                  | 0.6      |      | 0.7      |      | 0.8        |      | 1.1      |      | ns    |
| t <sub>RD4</sub>                       | FO = 4 Routing Delay                  | 0.8      |      | 0.9      |      | 1          |      | 1.4      |      | ns    |
| t <sub>RD8</sub>                       | FO = 8 Routing Delay                  | 1.4      |      | 1.5      |      | 1.8        |      | 2.5      |      | ns    |
| t <sub>RD12</sub>                      | FO = 12 Routing Delay                 | 2        |      | 2.2      |      | 2.6        |      | 3.6      |      | ns    |
| R-Cell Timing                          |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>RCO</sub>                       | Sequential Clock-to-Q                 | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>CLR</sub>                       | Asynchronous Clear-to-Q               | 0.6      |      | 0.6      |      | 0.8        |      | 1.0      |      | ns    |
| t <sub>PRESET</sub>                    | Asynchronous Preset-to-Q              | 0.7      |      | 0.7      |      | 0.9        |      | 1.2      |      | ns    |
| t <sub>SUD</sub>                       | Flip-Flop Data Input Set-Up           | 0.7      |      | 0.8      |      | 0.9        |      | 1.2      |      | ns    |
| t <sub>HD</sub>                        | Flip-Flop Data Input Hold             | 0.0      |      | 0.0      |      | 0.0        |      | 0.0      |      | ns    |
| t <sub>WASYN</sub>                     | Asynchronous Pulse Width              | 1.4      |      | 1.5      |      | 1.8        |      | 2.5      |      | ns    |
| t <sub>RECASYN</sub>                   | Asynchronous Recovery Time            | 0.4      |      | 0.4      |      | 0.5        |      | 0.7      |      | ns    |
| t <sub>HASYN</sub>                     | Asynchronous Hold Time                | 0.3      |      | 0.3      |      | 0.4        |      | 0.6      |      | ns    |
| t <sub>MPW</sub>                       | Clock Pulse Width                     | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| Input Module Propagation Delays        |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 2.5 V LVCMOS | 0.8      |      | 0.9      |      | 1.0        |      | 1.4      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 2.5 V LVCMOS  | 1.0      |      | 1.2      |      | 1.4        |      | 1.9      |      | ns    |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 3.3 V PCI    | 0.6      |      | 0.6      |      | 0.7        |      | 1.0      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 3.3 V PCI     | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 3.3 V LVTTTL | 0.7      |      | 0.7      |      | 0.9        |      | 1.2      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 3.3 V LVTTTL  | 1.0      |      | 1.1      |      | 1.3        |      | 1.8      |      | ns    |

### Notes:

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.



Table 2-15 • **A54SX08A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | -2 Speed |      | -1 Speed |      | Std. Speed |      | -F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              | 1.4      |      | 1.6      |      | 1.8        |      | 2.6      |      | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              | 1.3      |      | 1.5      |      | 1.7        |      | 2.4      |      | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         | 0.4      |      | 0.4      |      | 0.5        |      | 0.7      |      | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    | 313      |      | 278      |      | 238        |      | 172      |      | MHz   |
| Routed Array Clock Networks                |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) | 1.0      |      | 1.1      |      | 1.3        |      | 1.8      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   | 1.0      |      | 1.1      |      | 1.3        |      | 1.8      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  | 1.3      |      | 1.5      |      | 1.7        |      | 2.4      |      | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             | 0.9      |      | 1.0      |      | 1.2        |      | 1.7      |      | ns    |

Table 2-17 • **A54SX08A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                  | Description                                          | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |          | 1.2  |          | 1.3  |            | 1.5  |          | 2.3  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |          | 1.0  |          | 1.2  |            | 1.4  |          | 2.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |          | 0.4  |          | 0.4  |            | 0.5  |          | 0.8  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |          | 1.6  |          | 1.8  |            | 2.1  |          | 2.9  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |          | 0.8  |          | 1.0  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |

Table 2-24 • **A54SX16A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.2  |          | 1.4  |          | 1.6  |            | 1.8  |          | 2.8  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.0  |          | 1.1  |          | 1.2  |            | 1.5  |          | 2.2  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.3  |          | 0.3  |          | 0.4  |            | 0.4  |          | 0.7  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.4      |      | 3.8      |      | 4.4        |      | 6.0      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 294  |          | 263  |            | 227  |          | 167  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 1.0  |          | 1.2  |          | 1.3  |            | 1.6  |          | 2.2  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 1.1  |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 1.1  |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.4  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 1.1  |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 1.3  |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.8  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 1.3  |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.8  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 0.8  |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 0.8  |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

Table 2-26 • **A54SX16A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                      | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|------------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                                |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 3.3 V PCI Output Module Timing <sup>2</sup>    |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                               | Data-to-Pad Low to High          | 2.0                   |      | 2.3      |      | 2.6      |      | 3.1        |      | 4.3      |      | ns    |
| t <sub>DHL</sub>                               | Data-to-Pad High to Low          | 2.2                   |      | 2.5      |      | 2.8      |      | 3.3        |      | 4.6      |      | ns    |
| t <sub>ENZL</sub>                              | Enable-to-Pad, Z to L            | 1.4                   |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.1      |      | ns    |
| t <sub>ENZH</sub>                              | Enable-to-Pad, Z to H            | 2.0                   |      | 2.3      |      | 2.6      |      | 3.1        |      | 4.3      |      | ns    |
| t <sub>ENLZ</sub>                              | Enable-to-Pad, L to Z            | 2.5                   |      | 2.8      |      | 3.2      |      | 3.8        |      | 5.3      |      | ns    |
| t <sub>ENHZ</sub>                              | Enable-to-Pad, H to Z            | 2.2                   |      | 2.5      |      | 2.8      |      | 3.3        |      | 4.6      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                  | Delta Low to High                | 0.025                 |      | 0.03     |      | 0.03     |      | 0.04       |      | 0.045    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                  | Delta High to Low                | 0.015                 |      | 0.015    |      | 0.015    |      | 0.015      |      | 0.025    |      | ns/pF |
| 3.3 V LVTTTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                               | Data-to-Pad Low to High          | 2.8                   |      | 3.2      |      | 3.6      |      | 4.3        |      | 6.0      |      | ns    |
| t <sub>DHL</sub>                               | Data-to-Pad High to Low          | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| t <sub>DHLS</sub>                              | Data-to-Pad High to Low—low slew | 9.5                   |      | 10.9     |      | 12.4     |      | 14.6       |      | 20.4     |      | ns    |
| t <sub>ENZL</sub>                              | Enable-to-Pad, Z to L            | 2.2                   |      | 2.6      |      | 2.9      |      | 3.4        |      | 4.8      |      | ns    |
| t <sub>ENZLS</sub>                             | Enable-to-Pad, Z to L—low slew   | 15.8                  |      | 18.9     |      | 21.3     |      | 25.4       |      | 34.9     |      | ns    |
| t <sub>ENZH</sub>                              | Enable-to-Pad, Z to H            | 2.8                   |      | 3.2      |      | 3.6      |      | 4.3        |      | 6.0      |      | ns    |
| t <sub>ENLZ</sub>                              | Enable-to-Pad, L to Z            | 2.9                   |      | 3.3      |      | 3.7      |      | 4.4        |      | 6.2      |      | ns    |
| t <sub>ENHZ</sub>                              | Enable-to-Pad, H to Z            | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                  | Delta Low to High                | 0.025                 |      | 0.03     |      | 0.03     |      | 0.04       |      | 0.045    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                  | Delta High to Low                | 0.015                 |      | 0.015    |      | 0.015    |      | 0.015      |      | 0.025    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>                 | Delta High to Low—low slew       | 0.053                 |      | 0.053    |      | 0.067    |      | 0.073      |      | 0.107    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

**Table 2-34 • A54SX32A Timing Characteristics**
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                 | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|-------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                           |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 5 V PCI Output Module Timing <sup>2</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 2.1                   |      | 2.4      |      | 2.8      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 2.8                   |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.9      |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 1.3                   |      | 1.5      |      | 1.7      |      | 2.0        |      | 2.8      |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 2.1                   |      | 2.4      |      | 2.8      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.0                   |      | 3.5      |      | 3.9      |      | 4.6        |      | 6.4      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 2.8                   |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.9      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.016                 |      | 0.016    |      | 0.02     |      | 0.022      |      | 0.032    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.026                 |      | 0.03     |      | 0.032    |      | 0.04       |      | 0.052    |      | ns/pF |
| 5 V TTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 1.9                   |      | 2.2      |      | 2.5      |      | 2.9        |      | 4.1      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 2.5                   |      | 2.9      |      | 3.3      |      | 3.9        |      | 5.4      |      | ns    |
| t <sub>DHLS</sub>                         | Data-to-Pad High to Low—low slew | 6.6                   |      | 7.6      |      | 8.6      |      | 10.1       |      | 14.2     |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 2.1                   |      | 2.4      |      | 2.7      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENZLS</sub>                        | Enable-to-Pad, Z to L—low slew   | 7.4                   |      | 8.4      |      | 9.5      |      | 11.0       |      | 15.4     |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 1.9                   |      | 2.2      |      | 2.5      |      | 2.9        |      | 4.1      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.6                   |      | 4.2      |      | 4.7      |      | 5.6        |      | 7.8      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 2.5                   |      | 2.9      |      | 3.3      |      | 3.9        |      | 5.4      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.014                 |      | 0.017    |      | 0.017    |      | 0.023      |      | 0.031    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.023                 |      | 0.029    |      | 0.031    |      | 0.037      |      | 0.051    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>            | Delta High to Low—low slew       | 0.043                 |      | 0.046    |      | 0.057    |      | 0.066      |      | 0.089    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-37 • A54SX72A Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter   | Description                                            | -3 Speed* |      | -2 Speed |      | -1 Speed |      | Std. Speed |      | -F Speed |      | Units |
|-------------|--------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|             |                                                        | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| $t_{QCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input) |           | 1.7  |          | 1.9  |          | 2.2  |            | 2.5  |          | 3.5  | ns    |
| $t_{QCHKL}$ | Input High to Low (100% Load)<br>(Pad to R-cell Input) |           | 1.7  |          | 2    |          | 2.2  |            | 2.6  |          | 3.6  | ns    |
| $t_{QPWH}$  | Minimum Pulse Width High                               | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| $t_{QPWL}$  | Minimum Pulse Width Low                                | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| $t_{QCKSW}$ | Maximum Skew (Light Load)                              |           | 0.2  |          | 0.3  |          | 0.3  |            | 0.3  |          | 0.5  | ns    |
| $t_{QCKSW}$ | Maximum Skew (50% Load)                                |           | 0.4  |          | 0.5  |          | 0.5  |            | 0.6  |          | 0.9  | ns    |
| $t_{QCKSW}$ | Maximum Skew (100% Load)                               |           | 0.4  |          | 0.5  |          | 0.5  |            | 0.6  |          | 0.9  | ns    |

**Note:** \*All -3 speed grades have been discontinued.

Table 2-38 • **A54SX72A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.6  |          | 1.8  |          | 2.1  |            | 2.4  |          | 3.8  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.6  |          | 1.9  |          | 2.1  |            | 2.5  |          | 3.8  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 1.4  |          | 1.6  |          | 1.8  |            | 2.1  |          | 3.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.0       |      | 3.4      |      | 4.0      |      | 4.6        |      | 6.4      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 333  |          | 294  |          | 250  |            | 217  |          | 156  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.3  |          | 2.6  |          | 3.0  |            | 3.5  |          | 4.9  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.8  |          | 3.2  |          | 3.6  |            | 4.3  |          | 6.0  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.5  |          | 2.9  |          | 3.2  |            | 3.8  |          | 5.3  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 3.0  |          | 3.4  |          | 3.9  |            | 4.6  |          | 6.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.6  |          | 3.0  |          | 3.4  |            | 3.9  |          | 5.5  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 3.2  |          | 3.6  |          | 4.1  |            | 4.8  |          | 6.8  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.9  |          | 2.2  |          | 2.5  |            | 3.0  |          | 4.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 1.9  |          | 2.2  |          | 2.5  |            | 3.0  |          | 4.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 1.9  |          | 2.2  |          | 2.5  |            | 3.0  |          | 4.1  | ns    |
| Quadrant Array Clock Networks              |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>QCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 1.2  |          | 1.4  |          | 1.6  |            | 1.8  |          | 2.6  | ns    |
| t <sub>QCHKL</sub>                         | Input High to Low (Light Load) (Pad to R-cell Input) |           | 1.3  |          | 1.4  |          | 1.6  |            | 1.9  |          | 2.7  | ns    |
| t <sub>QCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 1.4  |          | 1.6  |          | 1.8  |            | 2.1  |          | 3.0  | ns    |
| t <sub>QCHKL</sub>                         | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 1.4  |          | 1.7  |          | 1.9  |            | 2.2  |          | 3.1  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

# Package Pin Assignments

## 208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.



## 100-Pin TQFP




Figure 3-2 • 100-Pin TQFP

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| <b>100-TQFP</b>   |                              |                              |                              |
|-------------------|------------------------------|------------------------------|------------------------------|
| <b>Pin Number</b> | <b>A54SX08A<br/>Function</b> | <b>A54SX16A<br/>Function</b> | <b>A54SX32A<br/>Function</b> |
| 71                | I/O                          | I/O                          | I/O                          |
| 72                | I/O                          | I/O                          | I/O                          |
| 73                | I/O                          | I/O                          | I/O                          |
| 74                | I/O                          | I/O                          | I/O                          |
| 75                | I/O                          | I/O                          | I/O                          |
| 76                | I/O                          | I/O                          | I/O                          |
| 77                | I/O                          | I/O                          | I/O                          |
| 78                | I/O                          | I/O                          | I/O                          |
| 79                | I/O                          | I/O                          | I/O                          |
| 80                | I/O                          | I/O                          | I/O                          |
| 81                | I/O                          | I/O                          | I/O                          |
| 82                | V <sub>CCI</sub>             | V <sub>CCI</sub>             | V <sub>CCI</sub>             |
| 83                | I/O                          | I/O                          | I/O                          |
| 84                | I/O                          | I/O                          | I/O                          |
| 85                | I/O                          | I/O                          | I/O                          |
| 86                | I/O                          | I/O                          | I/O                          |
| 87                | CLKA                         | CLKA                         | CLKA                         |
| 88                | CLKB                         | CLKB                         | CLKB                         |
| 89                | NC                           | NC                           | NC                           |
| 90                | V <sub>CCA</sub>             | V <sub>CCA</sub>             | V <sub>CCA</sub>             |
| 91                | GND                          | GND                          | GND                          |
| 92                | PRA, I/O                     | PRA, I/O                     | PRA, I/O                     |
| 93                | I/O                          | I/O                          | I/O                          |
| 94                | I/O                          | I/O                          | I/O                          |
| 95                | I/O                          | I/O                          | I/O                          |
| 96                | I/O                          | I/O                          | I/O                          |
| 97                | I/O                          | I/O                          | I/O                          |
| 98                | I/O                          | I/O                          | I/O                          |
| 99                | I/O                          | I/O                          | I/O                          |
| 100               | TCK, I/O                     | TCK, I/O                     | TCK, I/O                     |

| 144-Pin TQFP |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function |
| 1            | GND                  | GND                  | GND                  |
| 2            | TDI, I/O             | TDI, I/O             | TDI, I/O             |
| 3            | I/O                  | I/O                  | I/O                  |
| 4            | I/O                  | I/O                  | I/O                  |
| 5            | I/O                  | I/O                  | I/O                  |
| 6            | I/O                  | I/O                  | I/O                  |
| 7            | I/O                  | I/O                  | I/O                  |
| 8            | I/O                  | I/O                  | I/O                  |
| 9            | TMS                  | TMS                  | TMS                  |
| 10           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| 11           | GND                  | GND                  | GND                  |
| 12           | I/O                  | I/O                  | I/O                  |
| 13           | I/O                  | I/O                  | I/O                  |
| 14           | I/O                  | I/O                  | I/O                  |
| 15           | I/O                  | I/O                  | I/O                  |
| 16           | I/O                  | I/O                  | I/O                  |
| 17           | I/O                  | I/O                  | I/O                  |
| 18           | I/O                  | I/O                  | I/O                  |
| 19           | NC                   | NC                   | NC                   |
| 20           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| 21           | I/O                  | I/O                  | I/O                  |
| 22           | TRST, I/O            | TRST, I/O            | TRST, I/O            |
| 23           | I/O                  | I/O                  | I/O                  |
| 24           | I/O                  | I/O                  | I/O                  |
| 25           | I/O                  | I/O                  | I/O                  |
| 26           | I/O                  | I/O                  | I/O                  |
| 27           | I/O                  | I/O                  | I/O                  |
| 28           | GND                  | GND                  | GND                  |
| 29           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| 30           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| 31           | I/O                  | I/O                  | I/O                  |
| 32           | I/O                  | I/O                  | I/O                  |
| 33           | I/O                  | I/O                  | I/O                  |
| 34           | I/O                  | I/O                  | I/O                  |
| 35           | I/O                  | I/O                  | I/O                  |
| 36           | GND                  | GND                  | GND                  |
| 37           | I/O                  | I/O                  | I/O                  |

| 144-Pin TQFP |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function |
| 38           | I/O                  | I/O                  | I/O                  |
| 39           | I/O                  | I/O                  | I/O                  |
| 40           | I/O                  | I/O                  | I/O                  |
| 41           | I/O                  | I/O                  | I/O                  |
| 42           | I/O                  | I/O                  | I/O                  |
| 43           | I/O                  | I/O                  | I/O                  |
| 44           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| 45           | I/O                  | I/O                  | I/O                  |
| 46           | I/O                  | I/O                  | I/O                  |
| 47           | I/O                  | I/O                  | I/O                  |
| 48           | I/O                  | I/O                  | I/O                  |
| 49           | I/O                  | I/O                  | I/O                  |
| 50           | I/O                  | I/O                  | I/O                  |
| 51           | I/O                  | I/O                  | I/O                  |
| 52           | I/O                  | I/O                  | I/O                  |
| 53           | I/O                  | I/O                  | I/O                  |
| 54           | PRB, I/O             | PRB, I/O             | PRB, I/O             |
| 55           | I/O                  | I/O                  | I/O                  |
| 56           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| 57           | GND                  | GND                  | GND                  |
| 58           | NC                   | NC                   | NC                   |
| 59           | I/O                  | I/O                  | I/O                  |
| 60           | HCLK                 | HCLK                 | HCLK                 |
| 61           | I/O                  | I/O                  | I/O                  |
| 62           | I/O                  | I/O                  | I/O                  |
| 63           | I/O                  | I/O                  | I/O                  |
| 64           | I/O                  | I/O                  | I/O                  |
| 65           | I/O                  | I/O                  | I/O                  |
| 66           | I/O                  | I/O                  | I/O                  |
| 67           | I/O                  | I/O                  | I/O                  |
| 68           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| 69           | I/O                  | I/O                  | I/O                  |
| 70           | I/O                  | I/O                  | I/O                  |
| 71           | TDO, I/O             | TDO, I/O             | TDO, I/O             |
| 72           | I/O                  | I/O                  | I/O                  |
| 73           | GND                  | GND                  | GND                  |
| 74           | I/O                  | I/O                  | I/O                  |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A545X32A Function |
| V22          | I/O               |
| V23          | I/O               |
| W1           | I/O               |
| W2           | I/O               |
| W3           | I/O               |
| W4           | I/O               |
| W20          | I/O               |
| W21          | I/O               |
| W22          | I/O               |
| W23          | NC                |
| Y1           | NC                |
| Y2           | I/O               |
| Y3           | I/O               |
| Y4           | GND               |
| Y5           | I/O               |
| Y6           | I/O               |
| Y7           | I/O               |
| Y8           | I/O               |
| Y9           | I/O               |
| Y10          | I/O               |
| Y11          | I/O               |
| Y12          | V <sub>CCA</sub>  |
| Y13          | NC                |
| Y14          | I/O               |
| Y15          | I/O               |
| Y16          | I/O               |
| Y17          | I/O               |
| Y18          | I/O               |
| Y19          | I/O               |
| Y20          | GND               |
| Y21          | I/O               |
| Y22          | I/O               |
| Y23          | I/O               |

| 144-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function |
| A1           | I/O                  | I/O                  | I/O                  |
| A2           | I/O                  | I/O                  | I/O                  |
| A3           | I/O                  | I/O                  | I/O                  |
| A4           | I/O                  | I/O                  | I/O                  |
| A5           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| A6           | GND                  | GND                  | GND                  |
| A7           | CLKA                 | CLKA                 | CLKA                 |
| A8           | I/O                  | I/O                  | I/O                  |
| A9           | I/O                  | I/O                  | I/O                  |
| A10          | I/O                  | I/O                  | I/O                  |
| A11          | I/O                  | I/O                  | I/O                  |
| A12          | I/O                  | I/O                  | I/O                  |
| B1           | I/O                  | I/O                  | I/O                  |
| B2           | GND                  | GND                  | GND                  |
| B3           | I/O                  | I/O                  | I/O                  |
| B4           | I/O                  | I/O                  | I/O                  |
| B5           | I/O                  | I/O                  | I/O                  |
| B6           | I/O                  | I/O                  | I/O                  |
| B7           | CLKB                 | CLKB                 | CLKB                 |
| B8           | I/O                  | I/O                  | I/O                  |
| B9           | I/O                  | I/O                  | I/O                  |
| B10          | I/O                  | I/O                  | I/O                  |
| B11          | GND                  | GND                  | GND                  |
| B12          | I/O                  | I/O                  | I/O                  |
| C1           | I/O                  | I/O                  | I/O                  |
| C2           | I/O                  | I/O                  | I/O                  |
| C3           | TCK, I/O             | TCK, I/O             | TCK, I/O             |
| C4           | I/O                  | I/O                  | I/O                  |
| C5           | I/O                  | I/O                  | I/O                  |
| C6           | PRA, I/O             | PRA, I/O             | PRA, I/O             |
| C7           | I/O                  | I/O                  | I/O                  |
| C8           | I/O                  | I/O                  | I/O                  |
| C9           | I/O                  | I/O                  | I/O                  |
| C10          | I/O                  | I/O                  | I/O                  |
| C11          | I/O                  | I/O                  | I/O                  |
| C12          | I/O                  | I/O                  | I/O                  |

| 144-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function |
| D1           | I/O                  | I/O                  | I/O                  |
| D2           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| D3           | TDI, I/O             | TDI, I/O             | TDI, I/O             |
| D4           | I/O                  | I/O                  | I/O                  |
| D5           | I/O                  | I/O                  | I/O                  |
| D6           | I/O                  | I/O                  | I/O                  |
| D7           | I/O                  | I/O                  | I/O                  |
| D8           | I/O                  | I/O                  | I/O                  |
| D9           | I/O                  | I/O                  | I/O                  |
| D10          | I/O                  | I/O                  | I/O                  |
| D11          | I/O                  | I/O                  | I/O                  |
| D12          | I/O                  | I/O                  | I/O                  |
| E1           | I/O                  | I/O                  | I/O                  |
| E2           | I/O                  | I/O                  | I/O                  |
| E3           | I/O                  | I/O                  | I/O                  |
| E4           | I/O                  | I/O                  | I/O                  |
| E5           | TMS                  | TMS                  | TMS                  |
| E6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| E7           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| E8           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| E9           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| E10          | I/O                  | I/O                  | I/O                  |
| E11          | GND                  | GND                  | GND                  |
| E12          | I/O                  | I/O                  | I/O                  |
| F1           | I/O                  | I/O                  | I/O                  |
| F2           | I/O                  | I/O                  | I/O                  |
| F3           | NC                   | NC                   | NC                   |
| F4           | I/O                  | I/O                  | I/O                  |
| F5           | GND                  | GND                  | GND                  |
| F6           | GND                  | GND                  | GND                  |
| F7           | GND                  | GND                  | GND                  |
| F8           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F9           | I/O                  | I/O                  | I/O                  |
| F10          | GND                  | GND                  | GND                  |
| F11          | I/O                  | I/O                  | I/O                  |
| F12          | I/O                  | I/O                  | I/O                  |