




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                    |
| Number of LABs/CLBs            | 2880                                                                                                                                        |
| Number of Logic Elements/Cells | -                                                                                                                                           |
| Total RAM Bits                 | -                                                                                                                                           |
| Number of I/O                  | 111                                                                                                                                         |
| Number of Gates                | 48000                                                                                                                                       |
| Voltage - Supply               | 2.25V ~ 5.25V                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                             |
| Package / Case                 | 144-LBGA                                                                                                                                    |
| Supplier Device Package        | 144-FPBGA (13x13)                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a54sx32a-1fg144">https://www.e-xfl.com/product-detail/microsemi/a54sx32a-1fg144</a> |

## Temperature Grade Offering

| Package | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|---------|----------|----------|----------|----------|
| PQ208   | C,I,A,M  | C,I,A,M  | C,I,A,M  | C,I,A,M  |
| TQ100   | C,I,A,M  | C,I,A,M  | C,I,A,M  |          |
| TQ144   | C,I,A,M  | C,I,A,M  | C,I,A,M  |          |
| TQ176   |          |          | C,I,M    |          |
| BG329   |          |          | C,I,M    |          |
| FG144   | C,I,A,M  | C,I,A,M  | C,I,A,M  |          |
| FG256   |          | C,I,A,M  | C,I,A,M  | C,I,A,M  |
| FG484   |          |          | C,I,M    | C,I,A,M  |
| CQ208   |          |          | C,M,B    | C,M,B    |
| CQ256   |          |          | C,M,B    | C,M,B    |

**Notes:**

1. C = Commercial
2. I = Industrial
3. A = Automotive
4. M = Military
5. B = MIL-STD-883 Class B
6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

## Speed Grade and Temperature Grade Matrix

|              | F | Std | -1 | -2 | -3           |
|--------------|---|-----|----|----|--------------|
| Commercial   | ✓ | ✓   | ✓  | ✓  | Discontinued |
| Industrial   |   | ✓   | ✓  | ✓  | Discontinued |
| Automotive   |   | ✓   |    |    |              |
| Military     |   | ✓   | ✓  |    |              |
| MIL-STD-883B |   | ✓   | ✓  |    |              |

**Notes:**

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

## JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

| Instructions (IR4:IR0) | Binary Code |
|------------------------|-------------|
| EXTEST                 | 00000       |
| SAMPLE/PRELOAD         | 00001       |
| INTEST                 | 00010       |
| USERCODE               | 00011       |
| IDCODE                 | 00100       |
| HighZ                  | 01110       |
| CLAMP                  | 01111       |
| Diagnostic             | 10000       |
| BYPASS                 | 11111       |
| Reserved               | All others  |

Table 1-8 • JTAG Instruction Code

| Device   | Process     | Revision | Bits 31-28 | Bits 27-12 |
|----------|-------------|----------|------------|------------|
| A54SX08A | 0.22 $\mu$  | 0        | 8, 9       | 40B4, 42B4 |
|          |             | 1        | A, B       | 40B4, 42B4 |
| A54SX16A | 0.22 $\mu$  | 0        | 9          | 40B8, 42B8 |
|          |             | 1        | B          | 40B8, 42B8 |
|          | 0.25 $\mu$  | 1        | B          | 22B8       |
| A54SX32A | 0.2 2 $\mu$ | 0        | 9          | 40BD, 42BD |
|          |             | 1        | B          | 40BD, 42BD |
|          | 0.25 $\mu$  | 1        | B          | 22BD       |
| A54SX72A | 0.22 $\mu$  | 0        | 9          | 40B2, 42B2 |
|          |             | 1        | B          | 40B2, 42B2 |
|          | 0.25 $\mu$  | 1        | B          | 22B2       |

## Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

| JTAG Mode | TRST <sup>1</sup> | Security Fuse Programmed | PRA, PRB <sup>2</sup> | TDI, TCK, TDO <sup>2</sup> |
|-----------|-------------------|--------------------------|-----------------------|----------------------------|
| Dedicated | Low               | No                       | User I/O <sup>3</sup> | JTAG Disabled              |
|           | High              | No                       | Probe Circuit Outputs | JTAG I/O                   |
| Flexible  | Low               | No                       | User I/O <sup>3</sup> | User I/O <sup>3</sup>      |
|           | High              | No                       | Probe Circuit Outputs | JTAG I/O                   |
|           |                   | Yes                      | Probe Circuit Secured | Probe Circuit Secured      |

**Notes:**

1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

## Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the *eX*, *SX-A* and *RT54SX-S* *Power Calculator* worksheet.

## Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}\text{C/W} \text{ is taken from Table 2-12 on page 2-11}$$

$$T_A = 125^{\circ}\text{C} \text{ is the maximum limit of ambient (from the datasheet)}$$

$$\text{Max. Allowed Power} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

## Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

## Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$$T_J = 110^{\circ}\text{C}$$

$$T_A = 70^{\circ}\text{C}$$

From the datasheet:

$$\theta_{JA} = 18.0^{\circ}\text{C/W}$$

$$\theta_{JC} = 3.2^{\circ}\text{C/W}$$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{3.00 \text{ W}} = 13.33^{\circ}\text{C/W}$$

EQ 2-13

## Output Buffer Delays




Figure 2-4 • Output Buffer Delays

## AC Test Loads




Figure 2-5 • AC Test Loads

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

Table 2-17 • **A54SX08A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |          | 1.2  |          | 1.3  |            | 1.5  |          | 2.3  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |          | 1.0  |          | 1.2  |            | 1.4  |          | 2.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |          | 0.4  |          | 0.4  |            | 0.5  |          | 0.8  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |          | 1.6  |          | 1.8  |            | 2.1  |          | 2.9  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |          | 0.8  |          | 1.0  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |

Table 2-18 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                        | Description                      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------------|----------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                                  |                                  | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 2.5 V LVCMOS Output Module Timing <sup>1,2</sup> |                                  |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                                 | Data-to-Pad Low to High          | 3.9      |      | 4.4      |      | 5.2        |      | 7.2      |      | ns    |
| t <sub>DHL</sub>                                 | Data-to-Pad High to Low          | 3.0      |      | 3.4      |      | 3.9        |      | 5.5      |      | ns    |
| t <sub>DHLS</sub>                                | Data-to-Pad High to Low—low slew | 13.3     |      | 15.1     |      | 17.7       |      | 24.8     |      | ns    |
| t <sub>ENZL</sub>                                | Enable-to-Pad, Z to L            | 2.8      |      | 3.2      |      | 3.7        |      | 5.2      |      | ns    |
| t <sub>ENZLS</sub>                               | Data-to-Pad, Z to L—low slew     | 13.7     |      | 15.5     |      | 18.2       |      | 25.5     |      | ns    |
| t <sub>ENZH</sub>                                | Enable-to-Pad, Z to H            | 3.9      |      | 4.4      |      | 5.2        |      | 7.2      |      | ns    |
| t <sub>ENLZ</sub>                                | Enable-to-Pad, L to Z            | 2.5      |      | 2.8      |      | 3.3        |      | 4.7      |      | ns    |
| t <sub>ENHZ</sub>                                | Enable-to-Pad, H to Z            | 3.0      |      | 3.4      |      | 3.9        |      | 5.5      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                    | Delta Low to High                | 0.037    |      | 0.043    |      | 0.051      |      | 0.071    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                    | Delta High to Low                | 0.017    |      | 0.023    |      | 0.023      |      | 0.037    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>                   | Delta High to Low—low slew       | 0.06     |      | 0.071    |      | 0.086      |      | 0.117    |      | ns/pF |

**Note:**

- Delays based on 35 pF loading.
- The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTTL in the software.
- To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

**Table 2-21 • A54SX16A Timing Characteristics**
**(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                              | Description                           | -3 Speed <sup>1</sup> |      | -2 Speed |      | -1 Speed |      | Std. Speed |      | -F Speed |      | Units |
|----------------------------------------|---------------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                        |                                       | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| C-Cell Propagation Delays <sup>2</sup> |                                       |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>PD</sub>                        | Internal Array Module                 | 0.9                   |      | 1.0      |      | 1.2      |      | 1.4        |      | 1.9      |      | ns    |
| Predicted Routing Delays <sup>3</sup>  |                                       |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DC</sub>                        | FO = 1 Routing Delay, Direct Connect  | 0.1                   |      | 0.1      |      | 0.1      |      | 0.1        |      | 0.1      |      | ns    |
| t <sub>FC</sub>                        | FO = 1 Routing Delay, Fast Connect    | 0.3                   |      | 0.3      |      | 0.3      |      | 0.4        |      | 0.6      |      | ns    |
| t <sub>RD1</sub>                       | FO = 1 Routing Delay                  | 0.3                   |      | 0.3      |      | 0.4      |      | 0.5        |      | 0.6      |      | ns    |
| t <sub>RD2</sub>                       | FO = 2 Routing Delay                  | 0.4                   |      | 0.5      |      | 0.5      |      | 0.6        |      | 0.8      |      | ns    |
| t <sub>RD3</sub>                       | FO = 3 Routing Delay                  | 0.5                   |      | 0.6      |      | 0.7      |      | 0.8        |      | 1.1      |      | ns    |
| t <sub>RD4</sub>                       | FO = 4 Routing Delay                  | 0.7                   |      | 0.8      |      | 0.9      |      | 1          |      | 1.4      |      | ns    |
| t <sub>RD8</sub>                       | FO = 8 Routing Delay                  | 1.2                   |      | 1.4      |      | 1.5      |      | 1.8        |      | 2.5      |      | ns    |
| t <sub>RD12</sub>                      | FO = 12 Routing Delay                 | 1.7                   |      | 2        |      | 2.2      |      | 2.6        |      | 3.6      |      | ns    |
| R-Cell Timing                          |                                       |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCO</sub>                       | Sequential Clock-to-Q                 | 0.6                   |      | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>CLR</sub>                       | Asynchronous Clear-to-Q               | 0.5                   |      | 0.6      |      | 0.6      |      | 0.8        |      | 1.0      |      | ns    |
| t <sub>PRESET</sub>                    | Asynchronous Preset-to-Q              | 0.7                   |      | 0.8      |      | 0.8      |      | 1.0        |      | 1.4      |      | ns    |
| t <sub>SUD</sub>                       | Flip-Flop Data Input Set-Up           | 0.7                   |      | 0.8      |      | 0.9      |      | 1.0        |      | 1.4      |      | ns    |
| t <sub>HD</sub>                        | Flip-Flop Data Input Hold             | 0.0                   |      | 0.0      |      | 0.0      |      | 0.0        |      | 0.0      |      | ns    |
| t <sub>WASYN</sub>                     | Asynchronous Pulse Width              | 1.3                   |      | 1.5      |      | 1.6      |      | 1.9        |      | 2.7      |      | ns    |
| t <sub>RECASYN</sub>                   | Asynchronous Recovery Time            | 0.3                   |      | 0.4      |      | 0.4      |      | 0.5        |      | 0.7      |      | ns    |
| t <sub>HASYN</sub>                     | Asynchronous Removal Time             | 0.3                   |      | 0.3      |      | 0.3      |      | 0.4        |      | 0.6      |      | ns    |
| t <sub>MPW</sub>                       | Clock Minimum Pulse Width             | 1.4                   |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| Input Module Propagation Delays        |                                       |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 2.5 V LVCMOS | 0.5                   |      | 0.6      |      | 0.7      |      | 0.8        |      | 1.1      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 2.5 V LVCMOS  | 0.8                   |      | 0.9      |      | 1.0      |      | 1.1        |      | 1.6      |      | ns    |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 3.3 V PCI    | 0.5                   |      | 0.6      |      | 0.6      |      | 0.7        |      | 1.0      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 3.3 V PCI     | 0.7                   |      | 0.8      |      | 0.9      |      | 1.0        |      | 1.4      |      | ns    |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 3.3 V LVTTL  | 0.7                   |      | 0.7      |      | 0.8      |      | 1.0        |      | 1.4      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 3.3 V LVTTL   | 0.9                   |      | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-24 • **A54SX16A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.2  |          | 1.4  |          | 1.6  |            | 1.8  |          | 2.8  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.0  |          | 1.1  |          | 1.2  |            | 1.5  |          | 2.2  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.3  |          | 0.3  |          | 0.4  |            | 0.4  |          | 0.7  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.4      |      | 3.8      |      | 4.4        |      | 6.0      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 294  |          | 263  |            | 227  |          | 167  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 1.0  |          | 1.2  |          | 1.3  |            | 1.6  |          | 2.2  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 1.1  |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 1.1  |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.4  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 1.1  |          | 1.3  |          | 1.5  |            | 1.7  |          | 2.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 1.3  |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.8  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 1.3  |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.8  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.0      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 0.8  |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 0.8  |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

Table 2-29 • **A54SX32A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.6  |          | 0.6  |          | 0.7  |            | 0.8  |          | 1.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.2  |          | 2.5  |          | 2.9  |            | 3.4  |          | 4.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.1  |          | 2.4  |          | 2.7  |            | 3.2  |          | 4.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 2.2  |          | 2.5  |          | 2.8  |            | 3.3  |          | 4.6  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.5  |          | 2.9  |          | 3.2  |            | 3.8  |          | 5.3  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.0  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

Table 2-31 • **A54SX32A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.7  |          | 1.9  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.6  |          | 0.6  |          | 0.7  |            | 0.8  |          | 1.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.2  |          | 2.5  |          | 2.8  |            | 3.3  |          | 4.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.1  |          | 2.5  |          | 2.8  |            | 3.3  |          | 4.5  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 2.2  |          | 2.6  |          | 2.9  |            | 3.4  |          | 4.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.5  |          | 2.8  |          | 3.2  |            | 3.8  |          | 5.3  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 2.4  |          | 2.8  |          | 3.1  |            | 3.7  |          | 5.2  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 1            | GND               | GND               | GND               | GND               |
| 2            | TDI, I/O          | TDI, I/O          | TDI, I/O          | TDI, I/O          |
| 3            | I/O               | I/O               | I/O               | I/O               |
| 4            | NC                | I/O               | I/O               | I/O               |
| 5            | I/O               | I/O               | I/O               | I/O               |
| 6            | NC                | I/O               | I/O               | I/O               |
| 7            | I/O               | I/O               | I/O               | I/O               |
| 8            | I/O               | I/O               | I/O               | I/O               |
| 9            | I/O               | I/O               | I/O               | I/O               |
| 10           | I/O               | I/O               | I/O               | I/O               |
| 11           | TMS               | TMS               | TMS               | TMS               |
| 12           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 13           | I/O               | I/O               | I/O               | I/O               |
| 14           | NC                | I/O               | I/O               | I/O               |
| 15           | I/O               | I/O               | I/O               | I/O               |
| 16           | I/O               | I/O               | I/O               | I/O               |
| 17           | NC                | I/O               | I/O               | I/O               |
| 18           | I/O               | I/O               | I/O               | GND               |
| 19           | I/O               | I/O               | I/O               | V <sub>CCA</sub>  |
| 20           | NC                | I/O               | I/O               | I/O               |
| 21           | I/O               | I/O               | I/O               | I/O               |
| 22           | I/O               | I/O               | I/O               | I/O               |
| 23           | NC                | I/O               | I/O               | I/O               |
| 24           | I/O               | I/O               | I/O               | I/O               |
| 25           | NC                | NC                | NC                | I/O               |
| 26           | GND               | GND               | GND               | GND               |
| 27           | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 28           | GND               | GND               | GND               | GND               |
| 29           | I/O               | I/O               | I/O               | I/O               |
| 30           | TRST, I/O         | TRST, I/O         | TRST, I/O         | TRST, I/O         |
| 31           | NC                | I/O               | I/O               | I/O               |
| 32           | I/O               | I/O               | I/O               | I/O               |
| 33           | I/O               | I/O               | I/O               | I/O               |
| 34           | I/O               | I/O               | I/O               | I/O               |
| 35           | NC                | I/O               | I/O               | I/O               |

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 36           | I/O               | I/O               | I/O               | I/O               |
| 37           | I/O               | I/O               | I/O               | I/O               |
| 38           | I/O               | I/O               | I/O               | I/O               |
| 39           | NC                | I/O               | I/O               | I/O               |
| 40           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 41           | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 42           | I/O               | I/O               | I/O               | I/O               |
| 43           | I/O               | I/O               | I/O               | I/O               |
| 44           | I/O               | I/O               | I/O               | I/O               |
| 45           | I/O               | I/O               | I/O               | I/O               |
| 46           | I/O               | I/O               | I/O               | I/O               |
| 47           | I/O               | I/O               | I/O               | I/O               |
| 48           | NC                | I/O               | I/O               | I/O               |
| 49           | I/O               | I/O               | I/O               | I/O               |
| 50           | NC                | I/O               | I/O               | I/O               |
| 51           | I/O               | I/O               | I/O               | I/O               |
| 52           | GND               | GND               | GND               | GND               |
| 53           | I/O               | I/O               | I/O               | I/O               |
| 54           | I/O               | I/O               | I/O               | I/O               |
| 55           | I/O               | I/O               | I/O               | I/O               |
| 56           | I/O               | I/O               | I/O               | I/O               |
| 57           | I/O               | I/O               | I/O               | I/O               |
| 58           | I/O               | I/O               | I/O               | I/O               |
| 59           | I/O               | I/O               | I/O               | I/O               |
| 60           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 61           | NC                | I/O               | I/O               | I/O               |
| 62           | I/O               | I/O               | I/O               | I/O               |
| 63           | I/O               | I/O               | I/O               | I/O               |
| 64           | NC                | I/O               | I/O               | I/O               |
| 65           | I/O               | I/O               | NC                | I/O               |
| 66           | I/O               | I/O               | I/O               | I/O               |
| 67           | NC                | I/O               | I/O               | I/O               |
| 68           | I/O               | I/O               | I/O               | I/O               |
| 69           | I/O               | I/O               | I/O               | I/O               |
| 70           | NC                | I/O               | I/O               | I/O               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| D11          | V <sub>CCA</sub>  |
| D12          | NC                |
| D13          | I/O               |
| D14          | I/O               |
| D15          | I/O               |
| D16          | I/O               |
| D17          | I/O               |
| D18          | I/O               |
| D19          | I/O               |
| D20          | I/O               |
| D21          | I/O               |
| D22          | I/O               |
| D23          | I/O               |
| E1           | V <sub>CCI</sub>  |
| E2           | I/O               |
| E3           | I/O               |
| E4           | I/O               |
| E20          | I/O               |
| E21          | I/O               |
| E22          | I/O               |
| E23          | I/O               |
| F1           | I/O               |
| F2           | TMS               |
| F3           | I/O               |
| F4           | I/O               |
| F20          | I/O               |
| F21          | I/O               |
| F22          | I/O               |
| F23          | I/O               |
| G1           | I/O               |
| G2           | I/O               |
| G3           | I/O               |
| G4           | I/O               |
| G20          | I/O               |
| G21          | I/O               |
| G22          | I/O               |
| G23          | GND               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| H1           | I/O               |
| H2           | I/O               |
| H3           | I/O               |
| H4           | I/O               |
| H20          | V <sub>CCA</sub>  |
| H21          | I/O               |
| H22          | I/O               |
| H23          | I/O               |
| J1           | NC                |
| J2           | I/O               |
| J3           | I/O               |
| J4           | I/O               |
| J20          | I/O               |
| J21          | I/O               |
| J22          | I/O               |
| J23          | I/O               |
| K1           | I/O               |
| K2           | I/O               |
| K3           | I/O               |
| K4           | I/O               |
| K10          | GND               |
| K11          | GND               |
| K12          | GND               |
| K13          | GND               |
| K14          | GND               |
| K20          | I/O               |
| K21          | I/O               |
| K22          | I/O               |
| K23          | I/O               |
| L1           | I/O               |
| L2           | I/O               |
| L3           | I/O               |
| L4           | NC                |
| L10          | GND               |
| L11          | GND               |
| L12          | GND               |
| L13          | GND               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| L14          | GND               |
| L20          | NC                |
| L21          | I/O               |
| L22          | I/O               |
| L23          | NC                |
| M1           | I/O               |
| M2           | I/O               |
| M3           | I/O               |
| M4           | V <sub>CCA</sub>  |
| M10          | GND               |
| M11          | GND               |
| M12          | GND               |
| M13          | GND               |
| M14          | GND               |
| M20          | V <sub>CCA</sub>  |
| M21          | I/O               |
| M22          | I/O               |
| M23          | V <sub>CCI</sub>  |
| N1           | I/O               |
| N2           | TRST, I/O         |
| N3           | I/O               |
| N4           | I/O               |
| N10          | GND               |
| N11          | GND               |
| N12          | GND               |
| N13          | GND               |
| N14          | GND               |
| N20          | NC                |
| N21          | I/O               |
| N22          | I/O               |
| N23          | I/O               |
| P1           | I/O               |
| P2           | I/O               |
| P3           | I/O               |
| P4           | I/O               |
| P10          | GND               |
| P11          | GND               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| P12          | GND               |
| P13          | GND               |
| P14          | GND               |
| P20          | I/O               |
| P21          | I/O               |
| P22          | I/O               |
| P23          | I/O               |
| R1           | I/O               |
| R2           | I/O               |
| R3           | I/O               |
| R4           | I/O               |
| R20          | I/O               |
| R21          | I/O               |
| R22          | I/O               |
| R23          | I/O               |
| T1           | I/O               |
| T2           | I/O               |
| T3           | I/O               |
| T4           | I/O               |
| T20          | I/O               |
| T21          | I/O               |
| T22          | I/O               |
| T23          | I/O               |
| U1           | I/O               |
| U2           | I/O               |
| U3           | V <sub>CCA</sub>  |
| U4           | I/O               |
| U20          | I/O               |
| U21          | V <sub>CCA</sub>  |
| U22          | I/O               |
| U23          | I/O               |
| V1           | V <sub>CCI</sub>  |
| V2           | I/O               |
| V3           | I/O               |
| V4           | I/O               |
| V20          | I/O               |
| V21          | I/O               |

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version      | Changes in Current Version (v5.3)                                                                           | Page  |
|-----------------------|-------------------------------------------------------------------------------------------------------------|-------|
| v5.2<br>(June 2006)   | –3 speed grades have been discontinued.                                                                     | N/A   |
|                       | The "SX-A Timing Model" was updated with –2 data.                                                           | 2-14  |
| v5.1<br>February 2005 | RoHS information was added to the "Ordering Information".                                                   | ii    |
|                       | The "Programming" section was updated.                                                                      | 1-13  |
| v5.0                  | Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. | i     |
|                       | The "Thermal Characteristics" section was updated.                                                          | 2-11  |
|                       | The "176-Pin TQFP" was updated to add pins 81 to 90.                                                        | 3-11  |
|                       | The "484-Pin FBGA" was updated to add pins R4 to Y26                                                        | 3-26  |
| v4.0                  | The "Temperature Grade Offering" is new.                                                                    | 1-iii |
|                       | The "Speed Grade and Temperature Grade Matrix" is new.                                                      | 1-iii |
|                       | "SX-A Family Architecture" was updated.                                                                     | 1-1   |
|                       | "Clock Resources" was updated.                                                                              | 1-5   |
|                       | "User Security" was updated.                                                                                | 1-7   |
|                       | "Power-Up/Down and Hot Swapping" was updated.                                                               | 1-7   |
|                       | "Dedicated Mode" is new                                                                                     | 1-9   |
|                       | Table 1-5 is new.                                                                                           | 1-9   |
|                       | "JTAG Instructions" is new                                                                                  | 1-10  |
|                       | "Design Considerations" was updated.                                                                        | 1-12  |
|                       | The "Programming" section is new.                                                                           | 1-13  |
|                       | "Design Environment" was updated.                                                                           | 1-13  |
|                       | "Pin Description" was updated.                                                                              | 1-15  |
|                       | Table 2-1 was updated.                                                                                      | 2-1   |
|                       | Table 2-2 was updated.                                                                                      | 2-1   |
|                       | Table 2-3 is new.                                                                                           | 2-1   |
|                       | Table 2-4 is new.                                                                                           | 2-1   |
|                       | Table 2-5 was updated.                                                                                      | 2-2   |
|                       | Table 2-6 was updated.                                                                                      | 2-2   |
|                       | "Power Dissipation" is new.                                                                                 | 2-8   |
|                       | Table 2-11 was updated.                                                                                     | 2-9   |

| Previous Version    | Changes in Current Version (v5.3)                                                                                           | Page         |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------|--------------|
| v4.0<br>(continued) | Table 2-12 was updated.                                                                                                     | 2-11         |
|                     | The was updated.                                                                                                            | 2-14         |
|                     | The "Sample Path Calculations" were updated.                                                                                | 2-14         |
|                     | Table 2-13 was updated.                                                                                                     | 2-17         |
|                     | Table 2-13 was updated.                                                                                                     | 2-17         |
|                     | All timing tables were updated.                                                                                             | 2-18 to 2-52 |
| v3.0                | The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated. | 1-i          |
|                     | The "Ordering Information" section was updated.                                                                             | 1-ii         |
|                     | The "Temperature Grade Offering" section was updated.                                                                       | 1-iii        |
|                     | The Figure 1-1 • SX-A Family Interconnect Elements was updated.                                                             | 1-1          |
|                     | The "Clock Resources" section was updated.                                                                                  | 1-5          |
|                     | The Table 1-1 • SX-A Clock Resources is new.                                                                                | 1-5          |
|                     | The "User Security" section is new.                                                                                         | 1-7          |
|                     | The "I/O Modules" section was updated.                                                                                      | 1-7          |
|                     | The Table 1-2 • I/O Features was updated.                                                                                   | 1-8          |
|                     | The Table 1-3 • I/O Characteristics for All I/O Configurations is new.                                                      | 1-8          |
|                     | The Table 1-4 • Power-Up Time at which I/Os Become Active is new.                                                           | 1-8          |
|                     | The Figure 1-12 • Device Selection Wizard is new.                                                                           | 1-9          |
|                     | The "Boundary-Scan Pin Configurations and Functions" section is new.                                                        | 1-9          |
|                     | The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.                               | 1-11         |
|                     | The "SX-A Probe Circuit Control Pins" section was updated.                                                                  | 1-12         |
|                     | The "Design Considerations" section was updated.                                                                            | 1-12         |
|                     | The Figure 1-13 • Probe Setup was updated.                                                                                  | 1-12         |
|                     | The Design Environment was updated.                                                                                         | 1-13         |
|                     | The Figure 1-13 • Design Flow is new.                                                                                       | 1-11         |
|                     | The "Absolute Maximum Ratings*" section was updated.                                                                        | 1-12         |
|                     | The "Recommended Operating Conditions" section was updated.                                                                 | 1-12         |
|                     | The "Electrical Specifications" section was updated.                                                                        | 1-12         |
|                     | The "2.5V LVCMOS2 Electrical Specifications" section was updated.                                                           | 1-13         |
|                     | The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.                                              | 1-23         |
|                     | The "Pin Description" section was updated.                                                                                  | 1-15         |
| v2.0.1              | The "Design Environment" section has been updated.                                                                          | 1-13         |
|                     | The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.                                                  | 1-8          |
|                     | The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.                           | 1-23         |

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



[www.actel.com](http://www.actel.com)

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA

**Phone** 650.318.4200

**Fax** 650.318.4600

**Actel Europe Ltd.**

River Court, Meadows Business Park  
Station Approach, Blackwater  
Camberley, Surrey GU17 9AB  
United Kingdom

**Phone** +44 (0) 1276 609 300

**Fax** +44 (0) 1276 607 540

**Actel Japan**

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan

**Phone** +81.03.3445.7671

**Fax** +81.03.3445.7668

[www.jp.actel.com](http://www.jp.actel.com)

**Actel Hong Kong**

Suite 2114, Two Pacific Place  
88 Queensway, Admiralty  
Hong Kong

**Phone** +852 2185 6460

**Fax** +852 2185 6488

[www.actel.com.cn](http://www.actel.com.cn)