

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XFI

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1fg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters



Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High. When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

JTAG Mode	TRST ¹	Security Fuse Programmed	PRA, PRB ²	TDI, TCK, TDO ²
Dedicated	Low	No	User I/O ³	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O ³	User I/O ³
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

Notes:

1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.

2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.

3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

Related Documents

Application Notes

Global Clock Networks in Actel's Antifuse Devices http://www.actel.com/documents/GlobalClk_AN.pdf Using A54SX72A and RT54SX72S Quadrant Clocks http://www.actel.com/documents/QCLK_AN.pdf Implementation of Security in Actel Antifuse FPGAs http://www.actel.com/documents/Antifuse_Security_AN.pdf Actel eX, SX-A, and RTSX-S I/Os http://www.actel.com/documents/AntifuseIO_AN.pdf Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications http://www.actel.com/documents/HotSwapColdSparing_AN.pdf Programming Antifuse Devices http://www.actel.com/documents/AntifuseProgram_AN.pdf

Datasheets

HiRel SX-A Family FPGAs http://www.actel.com/documents/HRSXA_DS.pdf SX-A Automotive Family FPGAs http://www.actel.com/documents/SXA_Auto_DS.pdf

User's Guides

Silicon Sculptor User's Guide http://www.actel.com/documents/SiliSculptII_Sculpt3_ug.pdf



Where:

- C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF
- C_{EQSM} = Equivalent capacitance of sequential modules (R-Cells) in pF
- C_{EQI} = Equivalent capacitance of input buffers in pF
- C_{EQO} = Equivalent capacitance of output buffers in pF
- C_{EQCR} = Equivalent capacitance of CLKA/B in pF
- C_{EQHV} = Variable capacitance of HCLK in pF
- C_{EQHF} = Fixed capacitance of HCLK in pF
 - C_{L =} Output lead capacitance in pF
 - f_m = Average logic module switching rate in MHz
 - $f_n =$ Average input buffer switching rate in MHz
 - f_p = Average output buffer switching rate in MHz
 - $f_{a1} =$ Average CLKA rate in MHz
 - $f_{\alpha 2}$ = Average CLKB rate in MHz
 - f_{s1} = Average HCLK rate in MHz
 - m = Number of logic modules switching at fm
 - n = Number of input buffers switching at fn
 - p = Number of output buffers switching at fp
 - q₁ = Number of clock loads on CLKA
 - q₂ = Number of clock loads on CLKB
 - $r_1 =$ Fixed capacitance due to CLKA
 - r₂ = Fixed capacitance due to CLKB
 - s1 = Number of clock loads on HCLK
 - x = Number of I/Os at logic low
 - y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C _{EQCM})	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C _{EQCM})	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C _{EQI})	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C _{EQO})	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C _{EQCR})	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C _{EQHV})	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C_{EQHF})	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r ₁)	35.00 pF	50.00 pF	90.00 pF	310.00 pF

SX-A Timing Model



Note: *Values shown for A54SX72A, –2, worst-case commercial conditions at 5 V PCI with standard place-and-route. Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

External Setup	=	(t _{INYH} + t _{RD1} + t _{SUD}) – t _{HCKH}
	=	0.6 + 0.3 + 0.8 - 1.8 = - 0.1 ns
Clock-to-Out (Pad-to-Pad)	=	t _{HCKH} + t _{RCO} + t _{RD1} + t _{DHL}
	=	1.8 + 0.8 + 0.3 + 3.9 = 6.8 ns

Routed Clock

External Setup	$= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RC}$	СКН
	= 0.6 + 0.3 + 0.8 - 3.0 = -1.	3 ns
Clock-to-Out (Pad-to-Pad	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DH}$	L
	= 3.0 + 0.8 + 0.3 + 3.9 = 8.0) ns

Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 V$, $V_{CCI} = 3.0 V$, $T_J = 70^{\circ}$ C)

		-2 Speed		-2 Speed -1 Speed		I Std. Speed		-F Speed		
Parameter	Description	Min. N	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modul	e Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-22 A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V,	V _{CCI} = 2.25 V,	T _J = 70°C)
----------------------------------	------------------------------	----------------------------	------------------------

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Networ	'ks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks			-		-				-		
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Table 2-24 A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _{CCI} =4.75 V	', Τ _J = 70°C)
----------------------------------	---	---------------------------

		-3 Sp	peed*	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	Hardwired) Array Clock Netwo	rks										1
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPVVL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Table 2-25 A54SX16A Timing Characteristics

		-3 Speed	1 -	2 Speed	–1 Sp	beed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min. Ma	c. Mi	n. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2, 3}										
t _{DLH}	Data-to-Pad Low to High	3.4		3.9		4.5		5.2		7.3	ns
t _{DHL}	Data-to-Pad High to Low	2.6		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	11.	5	13.4		15.2		17.9		25.0	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew	11.	3	13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.4		3.9		4.5		5.2		7.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.6		3.0		3.3		3.9		5.5	ns
d_{TLH}^{4}	Delta Low to High	0.03	1	0.037		0.043		0.051		0.071	ns/pF
${\sf d_{THL}}^4$	Delta High to Low	0.0	7	0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^4	Delta High to Low—low slew	0.05	7	0.06		0.071		0.086		0.117	ns/pF

Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL]HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-31 A54SX32A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _{CCI} :	= 4.75 V, T _J = 70°C)
----------------------------------	---	----------------------------------

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std.	Speed	-F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.7		1.9		2.2		2.6		4.0	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t _{HP}	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.7	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.5		2.8		3.3		4.5	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.7	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.8		3.2		3.8		5.3	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.2	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Table 2-33 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} =	= 3.0 V, T _J = 70°C)
-----------------------------------	---	---------------------------------

		-3 Speed ¹	-2 Speed	–1 Speed	Std. Speed	-F Speed	
Parameter	Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
3.3 V PCI O	utput Module Timing ²		•	•			
t _{DLH}	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
t _{DHL}	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
d _{TLH} ³	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴			•	•		
t _{DLH}	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
t _{DHL}	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
d _{TLH} ³	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25 Ω resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-34 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CC}$	_{Cl} = 4.75 V, T _J = 70°C)
-----------------------------------	----------------------------	--

			-2 Spe	ed	–1 Speed	k	Std. S	Speed	–F S	peed	
Parameter	Description	Min. Max.	Min. M	lax.	Min. Ma	х.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²										
t _{DLH}	Data-to-Pad Low to High	2.1	2	2.4	2.8	3		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low	2.8	3	3.2	3.6	5		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.3	1	1.5	1.7	7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.1	2	2.4	2.8	3		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.0	3	3.5	3.9	9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.8	3	3.2	3.6	5		4.2		5.9	ns
d _{TLH} ³	Delta Low to High	0.016	0.	016	0.0	2		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low	0.026	0	.03	0.03	32		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴					•					
t _{DLH}	Data-to-Pad Low to High	1.9	2	2.2	2.5	5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low	2.5	Ź	2.9	3.3	3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6.6	7	7.6	8.6	5		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.1	2	2.4	2.7	7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4	8	8.4	9.5	5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9	2	2.2	2.!	5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.6	2	4.2	4.7	7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	Ź	2.9	3.3	3		3.9		5.4	ns
d _{TLH} ³	Delta Low to High	0.014	0.	017	0.0	17		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low	0.023	0.	029	0.03	31		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.043	0.	046	0.0	57		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-36 A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions V _{CCA}	_λ = 2.25 V, V _{CCI} = 2.25 V, Τ _J = 70°C
--	---

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										1
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{rckh}	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		2.9		3.4		4.8	ns
t _{rckl}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.7		4.3		6.0	ns
t _{rckh}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{rckl}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.3		3.8		4.5		6.2	ns
t _{rckh}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{rckl}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.0		4.7		6.6	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.8		2.1		2.4		2.8		3.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.8		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.6		3.0		3.3		3.9		5.5	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t _{qchkl}	Input High to Low (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.2		5.9	ns

144-Pin TQFP



Figure 3-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

329-Pin PBGA

		12	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	$\overline{0}$
В	C	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D		$\frac{1}{2}$	0	0	0	0	Ο	Ο	0	Ο	Ο	0	0	Ο	0	Ο	Ο	0	Ο	0	0	0	0
E) 0	0	0																0	Ö	0	0
г G		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $																				\bigcirc
Н		$\frac{1}{2}$	$\overline{0}$	0																$\hat{0}$	0	$\hat{0}$	$\tilde{0}$
J	Ċ	50	Õ	õ																ŏ	ŏ	õ	õ
к	C	00	0	0						Ο	0	Ο	0	0						Ο	Ο	Ο	0
L	C	00	0	0						0	0	0	0	0						0	Ο	0	0
M		$\sum_{i=1}^{i}$	0	0						Õ	Õ	Õ	Õ	Õ						Õ	Õ	Õ	0
N P		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $	0								0								0	0	\bigcirc	\mathbf{O}
R		$\frac{1}{2}$	$\overline{0}$	õ						0	0	0	0	0						0	õ	õ	0
т	C	00	Õ	Õ																Õ	õ	Õ	Õ
U	C	00	0	0																0	0	0	0
V	C	00	0	0																0	0	0	0
W		$\frac{1}{2}$	0	0	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0	Õ	0	0
Y A A) 0	\mathbf{O}	0	0	0	0	0	0	0	0	0 O	O	O	0	0	0	0	0	0	0	0	0
AB		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $							0	0	0		0									0
AC	$\left(\right)$	$\frac{1}{2}$	$\overline{0}$	0	0	0	õ	0	0	0	õ	õ	õ	õ	0	0	0	0	õ	0	õ	õ	õ
).		Ũ	-	Ŭ	-	-	-	Ŭ	Ŭ	Ŭ	Ŭ	-	-	Ŭ	-	-	-	-	Ŭ	Ŭ	Ŭ	- (

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



329-Pi	n PBGA
Pin Number	A54SX32A Function
V22	I/O
V23	I/O
W1	I/O
W2	I/O
W3	I/O
W4	I/O
W20	I/O
W21	I/O
W22	I/O
W23	NC
Y1	NC
Y2	I/O
Y3	I/O
Y4	GND
Y5	I/O
Y6	I/O
Y7	I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O
Y12	V _{CCA}
Y13	NC
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O



	144-Pi	n FBGA		144-Pin FBGA						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function			
A1	I/O	I/O	I/O	D1	I/O	I/O	I/O			
A2	I/O	I/O	I/O	D2	V _{CCI}	V _{CCI}	V _{CCI}			
A3	I/O	I/O	I/O	D3	TDI, I/O	TDI, I/O	TDI, I/O			
A4	I/O	I/O	I/O	D4	I/O	I/O	I/O			
A5	V _{CCA}	V _{CCA}	V _{CCA}	D5	I/O	I/O	I/O			
A6	GND	GND	GND	D6	I/O	I/O	I/O			
A7	CLKA	CLKA	CLKA	D7	I/O	I/O	I/O			
A8	I/O	I/O	I/O	D8	I/O	I/O	I/O			
A9	I/O	I/O	I/O	D9	I/O	I/O	I/O			
A10	I/O	I/O	I/O	D10	I/O	I/O	I/O			
A11	I/O	I/O	I/O	D11	I/O	I/O	I/O			
A12	I/O	I/O	I/O	D12	I/O	I/O	I/O			
B1	I/O	I/O	I/O	E1	I/O	I/O	I/O			
B2	GND	GND	GND	E2	I/O	I/O	I/O			
B3	I/O	I/O	I/O	E3	I/O	I/O	I/O			
B4	I/O	I/O	I/O	E4	I/O	I/O	I/O			
B5	I/O	I/O	I/O	E5	TMS	TMS	TMS			
B6	I/O	I/O	I/O	E6	V _{CCI}	V _{CCI}	V _{CCI}			
B7	CLKB	CLKB	CLKB	E7	V _{CCI}	V _{CCI}	V _{CCI}			
B8	I/O	I/O	I/O	E8	V _{CCI}	V _{CCI}	V _{CCI}			
B9	I/O	I/O	I/O	E9	V _{CCA}	V _{CCA}	V _{CCA}			
B10	I/O	I/O	I/O	E10	I/O	I/O	I/O			
B11	GND	GND	GND	E11	GND	GND	GND			
B12	I/O	I/O	I/O	E12	I/O	I/O	I/O			
C1	I/O	I/O	I/O	F1	I/O	I/O	I/O			
C2	I/O	I/O	I/O	F2	I/O	I/O	I/O			
С3	TCK, I/O	TCK, I/O	TCK, I/O	F3	NC	NC	NC			
C4	I/O	I/O	I/O	F4	I/O	I/O	I/O			
С5	I/O	I/O	I/O	F5	GND	GND	GND			
C6	pra, I/o	PRA, I/O	PRA, I/O	F6	GND	GND	GND			
С7	I/O	I/O	I/O	F7	GND	GND	GND			
C8	I/O	I/O	I/O	F8	V _{CCI}	V _{CCI}	V _{CCI}			
С9	I/O	I/O	I/O	F9	I/O	I/O	I/O			
C10	I/O	I/O	I/O	F10	GND	GND	GND			
C11	I/O	I/O	I/O	F11	I/O	I/O	I/O			
C12	I/O	I/O	I/O	F12	I/O	I/O	I/O			

	484-Pin FBG	Α	
Pin Number	A54SX32A Function	A54SX72A Function	N
AD18	I/O	I/O	
AD19	I/O	I/O	
AD20	I/O	I/O	
AD21	I/O	I/O	
AD22	I/O	I/O	
AD23	V _{CCI}	V _{CCI}	
AD24	NC*	I/O	
AD25	NC*	I/O	
AD26	NC*	I/O	
AE1	NC*	NC	
AE2	I/O	I/O	
AE3	NC*	I/O	
AE4	NC*	I/O	
AE5	NC*	I/O	
AE6	NC*	I/O	
AE7	I/O	I/O	
AE8	I/O	I/O	
AE9	I/O	I/O	
AE10	I/O	I/O	
AE11	NC*	I/O	
AE12	I/O	I/O	
AE13	I/O	I/O	
AE14	I/O	I/O	
AE15	NC*	I/O	
AE16	NC*	I/O	
AE17	I/O	I/O	
AE18	I/O	I/O	
AE19	I/O	I/O	
AE20	I/O	I/O	
AE21	NC*	I/O	
AE22	NC*	I/O	
AE23	NC*	I/O	
AE24	NC*	I/O	
AE25	NC*	NC	
AE26	NC*	NC	

Pin NumberA54SX32A FunctionA54SX72A FunctionAF1NC*NCAF2NC*NCAF3NCI/OAF4NC*I/OAF4NC*I/OAF5NC*I/OAF6NC*I/OAF7I/OI/OAF8I/OI/OAF9I/OI/OAF10I/OI/OAF11NC*I/OAF12NC*I/OAF13HCLKHCLKAF14I/OQCLKBAF15NC*I/OAF16NC*I/OAF17I/OI/OAF18I/OI/OAF19I/OI/OAF16NC*I/OAF17I/OI/OAF18I/OI/OAF19I/OI/OAF20NC*I/OAF21NC*I/OAF23NC*I/OAF24NC*I/OAF25NC*I/OB1NC*I/OB2NC*I/OB3I/OI/OB4I/OI/OB7I/OI/OB8I/OI/OB9I/OI/O	484-Pin FBGA																																																																																																																		
AF1 NC* NC AF2 NC* NC AF3 NC I/O AF4 NC* I/O AF4 NC* I/O AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* NC AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* N	Pin Number	A54SX32A Function	A54SX72A Function																																																																																																																
AF2 NC* NC AF3 NC I/O AF4 NC* I/O AF5 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* NC B1 NC*	AF1	NC*	NC																																																																																																																
AF3 NC I/O AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* <td< td=""><td>AF2</td><td>NC*</td><td>NC</td></td<>	AF2	NC*	NC																																																																																																																
AF4 NC* I/O AF5 NC* I/O AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* NC AF25 NC* NC B1 NC* NC B2 NC* I/O	AF3	NC	I/O																																																																																																																
AF5 NC* VO AF6 NC* VO AF7 VO VO AF8 VO VO AF9 VO VO AF10 VO VO AF10 VO VO AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF14 VO QCLKB AF15 NC* VO AF16 NC* VO AF17 VO VO AF18 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO	AF4	NC*	I/O																																																																																																																
AF6 NC* I/O AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/	AF5	NC*	I/O																																																																																																																
AF7 I/O I/O AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC I/O B5 I/O I/	AF6	NC*	I/O																																																																																																																
AF8 I/O I/O AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O <tr tbr=""> B8 I/O<td>AF7</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O</td><td>AF8</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O</td><td>AF9</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O</td><td>AF10</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O </td><td>AF11</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF12</td><td>NC*</td><td>NC</td></tr> <tr><td>AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF13</td><td>HCLK</td><td>HCLK</td></tr> <tr><td>AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>AF14</td><td>I/O</td><td>QCLKB</td></tr> <tr><td>AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>AF15</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO</td><td>AF16</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF17</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO</td><td>AF18</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O</td><td>AF19</td><td>I/O</td><td>I/O</td></tr> <tr><td>AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B6 I/O I/O B7 I/O I/O B8 <tdi o<="" td=""> I/O</tdi></td><td>AF20</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O</td><td>AF21</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF22</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF23</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF24</td><td>NC*</td><td>I/O</td></tr> <tr><td>AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF25</td><td>NC*</td><td>NC</td></tr> <tr><td>B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>AF26</td><td>NC*</td><td>NC</td></tr> <tr><td>B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O</td><td>B1</td><td>NC*</td><td>NC</td></tr> <tr><td>B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B2</td><td>NC*</td><td>NC</td></tr> <tr><td>B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B3</td><td>NC*</td><td>I/O</td></tr> <tr><td>B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B4</td><td>NC*</td><td>I/O</td></tr> <tr><td>B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B5</td><td>NC*</td><td>I/O</td></tr> <tr><td>B7 I/O I/O B8 I/O I/O B9 I/O I/O</td><td>B6</td><td>I/O</td><td>I/O</td></tr> <tr><td>B8 I/O I/O B9 I/O I/O</td><td>B7</td><td>I/O</td><td>I/O</td></tr> <tr><td>B9 I/O I/O</td><td>B8</td><td>I/O</td><td>I/O</td></tr> <tr><td></td><td>B9</td><td>I/O</td><td>I/O</td></tr>	AF7	I/O	I/O	AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O	AF8	I/O	I/O	AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF9	I/O	I/O	AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF10	I/O	I/O	AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF11	NC*	I/O	AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF12	NC*	NC	AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF13	HCLK	HCLK	AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF14	I/O	QCLKB	AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF15	NC*	I/O	AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF16	NC*	I/O	AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF17	I/O	I/O	AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF18	I/O	I/O	AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF19	I/O	I/O	AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B6 I/O I/O B7 I/O I/O B8 <tdi o<="" td=""> I/O</tdi>	AF20	NC*	I/O	AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF21	NC*	I/O	AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF22	NC*	I/O	AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF23	NC*	I/O	AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF24	NC*	I/O	AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF25	NC*	NC	B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF26	NC*	NC	B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	B1	NC*	NC	B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B2	NC*	NC	B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B3	NC*	I/O	B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B4	NC*	I/O	B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B5	NC*	I/O	B7 I/O I/O B8 I/O I/O B9 I/O I/O	B6	I/O	I/O	B8 I/O I/O B9 I/O I/O	B7	I/O	I/O	B9 I/O I/O	B8	I/O	I/O		B9	I/O	I/O
AF7	I/O	I/O																																																																																																																	
AF9 I/O I/O AF10 I/O I/O AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF21 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC B1 NC* I/O B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC I/O B8 I/O	AF8	I/O	I/O																																																																																																																
AF10 VO VO AF11 NC* VO AF12 NC* NC AF13 HCLK HCLK AF13 HCLK UO AF14 VO QCLKB AF15 NC* I/O AF16 NC* I/O AF17 VO I/O AF18 VO I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF26 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF9	I/O	I/O																																																																																																																
AF11 NC* I/O AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B8 I/O I/O	AF10	I/O	I/O																																																																																																																
AF12 NC* NC AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF11	NC*	I/O																																																																																																																
AF13 HCLK HCLK AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF12	NC*	NC																																																																																																																
AF14 I/O QCLKB AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC AF27 NC* I/O AF23 NC* I/O AF24 NC NC AF25 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF13	HCLK	HCLK																																																																																																																
AF15 NC* I/O AF16 NC* I/O AF17 I/O I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF14	I/O	QCLKB																																																																																																																
AF16 NC* I/O AF17 I/O I/O AF18 I/O I/O AF19 I/O I/O AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	AF15	NC*	I/O																																																																																																																
AF17 VO VO AF18 VO VO AF19 VO VO AF19 VO VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF16	NC*	I/O																																																																																																																
AF18 VO VO AF19 VO VO AF20 NC* VO AF20 NC* VO AF20 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF17	I/O	I/O																																																																																																																
AF19 VO VO AF20 NC* VO AF21 NC* VO AF21 NC* VO AF22 NC* VO AF23 NC* VO AF23 NC* VO AF24 NC* VO AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* VO B4 NC* VO B5 NC* VO B6 VO VO B7 VO VO B8 VO VO	AF18	I/O	I/O																																																																																																																
AF20 NC* I/O AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF23 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF19	I/O	I/O																																																																																																																
AF21 NC* I/O AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B6 I/O I/O B7 I/O I/O B8 <tdi o<="" td=""> I/O</tdi>	AF20	NC*	I/O																																																																																																																
AF22 NC* I/O AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* I/O B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B9 I/O I/O	AF21	NC*	I/O																																																																																																																
AF23 NC* I/O AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF22	NC*	I/O																																																																																																																
AF24 NC* I/O AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF23	NC*	I/O																																																																																																																
AF25 NC* NC AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF24	NC*	I/O																																																																																																																
AF26 NC* NC B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF25	NC*	NC																																																																																																																
B1 NC* NC B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	AF26	NC*	NC																																																																																																																
B2 NC* NC B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O	B1	NC*	NC																																																																																																																
B3 NC* I/O B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B2	NC*	NC																																																																																																																
B4 NC* I/O B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B3	NC*	I/O																																																																																																																
B5 NC* I/O B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B4	NC*	I/O																																																																																																																
B6 I/O I/O B7 I/O I/O B8 I/O I/O B9 I/O I/O	B5	NC*	I/O																																																																																																																
B7 I/O I/O B8 I/O I/O B9 I/O I/O	B6	I/O	I/O																																																																																																																
B8 I/O I/O B9 I/O I/O	B7	I/O	I/O																																																																																																																
B9 I/O I/O	B8	I/O	I/O																																																																																																																
	B9	I/O	I/O																																																																																																																

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
B10	I/O	I/O		
B11	NC*	I/O		
B12	NC*	I/O		
B13	V _{CCI}	V _{CCI}		
B14	CLKA	CLKA		
B15	NC*	I/O		
B16	NC*	I/O		
B17	I/O	I/O		
B18	V _{CCI}	V _{CCI}		
B19	I/O	I/O		
B20	I/O	I/O		
B21	NC*	I/O		
B22	NC*	I/O		
B23	NC*	I/O		
B24	NC*	I/O		
B25	I/O	I/O		
B26	NC*	NC		
C1	NC*	I/O		
C2	NC*	I/O		
C3	NC*	I/O		
C4	NC*	I/O		
C5	I/O	I/O		
C6	V _{CCI}	V _{CCI}		
C7	I/O	I/O		
C8	I/O	I/O		
C9	V _{CCI}	V _{CCI}		
C10	I/O	I/O		
C11	I/O	I/O		
C12	I/O	I/O		
C13	PRA, I/O	PRA, I/O		
C14	I/O	I/O		
C15	I/O	QCLKD		
C16	I/O	I/O		
C17	I/O	I/O		
C18	I/O	I/O		

Note: *These pins must be left floating on the A54SX32A device.

Previous Version	Changes in Current Version (v5.3)	Page
v4.0	Table 2-12 was updated.	2-11
(continued)	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The ""Clock Resources" section" was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.