



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1fg256m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

General Description
Introduction
SX-A Family Architecture 1-1
Other Architectural Features 1-7
Programming 1-13
Related Documents 1-14
Pin Description
Detailed Specifications
Operating Conditions 2-1
Typical SX-A Standby Current
Electrical Specifications
PCI Compliance for the SX-A Family 2-3
Thermal Characteristics 2-11
SX-A Timing Model
Sample Path Calculations
Output Buffer Delays 2-15
AC Test Loads 2-15
Input Buffer Delays 2-16
C-Cell Delays 2-16
Cell Timing Characteristics 2-16
Timing Characteristics 2-17
Temperature and Voltage Derating Factors 2-17
Timing Characteristics
Package Pin Assignments
208-Pin PQFP
100-Pin TQFP 3-5
144-Pin TQFP
176-Pin TQFP
329-Pin PBGA 3-14
144-Pin FBGA 3-18
256-Pin FBGA 3-21
484-Pin FBGA 3-26
Datasheet Information
List of Changes 4-1
Datasheet Categories
International Traffic in Arms Regulations (ITAR) and Export Administration
Regulations (EAR)

iv v5.3



Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.



Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function					
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)					
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up					
Reserve Probe	Keeps pins from being used or regular I/O					

Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V**_{CCI} **should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 • Boundary-Scan Pin Configurations and Functions

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

v5.3 1-9

Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

JTAG Mode	TRST ¹	Security Fuse Programmed	PRA, PRB ²	TDI, TCK, TDO ²
Dedicated	Low	No	User I/O ³	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O ³	User I/O ³
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

Notes:

- 1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
- 2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

v5.3 1-11



Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B. I/O Probe A/B

The Probe pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.

V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.

v5.3 1-15



PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		2.25	2.75	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	5.75	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ¹	V _{IN} = 2.7	-	70	μΑ
I _{IL}	Input Low Leakage Current ¹	$V_{IN} = 0.5$	-	-70	μΑ
V _{OH}	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4	_	V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA	-	0.55	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF

Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).



Where:

 C_{EQCM} = Equivalent capacitance of combinatorial modules

(C-cells) in pF

C_{EOSM} = Equivalent capacitance of sequential modules (R-Cells) in pF

 C_{EOI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

 C_{EOCR} = Equivalent capacitance of CLKA/B in pF

 C_{EQHV} = Variable capacitance of HCLK in pF

C_{EOHF} = Fixed capacitance of HCLK in pF

C_L = Output lead capacitance in pF

 f_m = Average logic module switching rate in MHz

 f_n = Average input buffer switching rate in MHz

 f_p = Average output buffer switching rate in MHz

 f_{q1} = Average CLKA rate in MHz

 f_{q2} = Average CLKB rate in MHz

 f_{s1} = Average HCLK rate in MHz

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at fp

 q_1 = Number of clock loads on CLKA

 q_2 = Number of clock loads on CLKB

 r_1 = Fixed capacitance due to CLKA

 r_2 = Fixed capacitance due to CLKB

 s_{1} = Number of clock loads on HCLK

x = Number of I/Os at logic low

y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C _{EQCM})	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C _{EQCM})	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C _{EQI})	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C _{EQO})	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C _{EQCR})	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C _{EQHV})	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C _{EQHF})	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r ₁)	35.00 pF	50.00 pF	90.00 pF	310.00 pF

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

2-10 v5.3

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JA} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

 θ_{JA} = Junction-to-air thermal resistance

 θ_{IC} = Junction-to-case thermal resistance

 T_1 = Junction temperature

 T_A = Ambient temperature

 T_C = Ambient temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics


Package Type	Pin Count	θις	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

SX-A Timing Model



Note: *Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

$$\begin{array}{lll} \text{External Setup} & = & (t_{\text{INYH}} + t_{\text{RD1}} + t_{\text{SUD}}) - t_{\text{HCKH}} \\ & = & 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} & = & t_{\text{HCKH}} + t_{\text{RCO}} + t_{\text{RD1}} + t_{\text{DHL}} \\ & = & 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns} \\ \end{array}$$

Routed Clock

External Setup =
$$(t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH}$$

= $0.6 + 0.3 + 0.8 - 3.0 = -1.3$ ns
Clock-to-Out (Pad-to-Pad) = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$
= $3.0 + 0.8 + 0.3 + 3.9 = 8.0$ ns

2-14 v5.3

Table 2-15 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Networks									
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.4		0.5		0.7	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	ay Clock Networks	•						•		•
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		8.0		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		8.0		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

2-20 v5.3



Table 2-23 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	eed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		8.0		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		8.0		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.



Table 2-40 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Speed	l ¹ –	2 Speed	-1 Speed	Std. Speed	-F Speed	
Parameter	Description	Min. Ma	x. Mi	in. Max.	Min. Max.	Min. Max	Min. Max	Units
3.3 V PCI O	utput Module Timing ²							
t _{DLH}	Data-to-Pad Low to High	2.	3	2.7	3.0	3.6	5.0	ns
t _{DHL}	Data-to-Pad High to Low	2.	5	2.9	3.2	3.8	5.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.	4	1.7	1.9	2.2	3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.	3	2.7	3.0	3.6	5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.	5	2.8	3.2	3.8	5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.	5	2.9	3.2	3.8	5.3	ns
d_{TLH}^3	Delta Low to High	0.0	25	0.03	0.03	0.04	0.045	ns/pF
d_{THL}^3	Delta High to Low	0.0	15	0.015	0.015	0.015	0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴		-					
t _{DLH}	Data-to-Pad Low to High	3.	2	3.7	4.2	5.0	6.9	ns
t _{DHL}	Data-to-Pad High to Low	3.	2	3.7	4.2	4.9	6.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	10	.3	11.9	13.5	15.8	22.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.	2	2.6	2.9	3.4	4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15	8	18.9	21.3	25.4	34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.	2	3.7	4.2	5.0	6.9	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.	9	3.3	3.7	4.4	6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	3.	2	3.7	4.2	4.9	6.9	ns
d_{TLH}^{3}	Delta Low to High	0.0	25	0.03	0.03	0.04	0.045	ns/pF
d_{THL}^3	Delta High to Low	0.0	15	0.015	0.015	0.015	0.025	ns/pF
d_{THLS}^{3}	Delta High to Low—low slew	0.0	53	0.053	0.067	0.073	0.107	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25 Ω resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load} * d_{T[LH|HL]HLS}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

208-Pin PQFP										
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function						
1	GND	GND	GND	GND						
2	TDI, I/O	TDI, I/O	TDI, I/O	TDI, I/O						
3	I/O	I/O	I/O	I/O						
4	NC	I/O	I/O	I/O						
5	I/O	I/O	I/O	I/O						
6	NC	I/O	I/O	1/0						
7	I/O	I/O	I/O	1/0						
8	I/O	I/O	I/O	1/0						
9	I/O	I/O	I/O	I/O						
10	I/O	I/O	I/O	I/O						
11	TMS	TMS	TMS	TMS						
12	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}						
13	I/O	I/O	I/O	I/O						
14	NC	I/O	I/O	I/O						
15	I/O	I/O	I/O	I/O						
16	I/O	I/O	I/O	I/O						
17	NC	I/O	I/O	I/O						
18	I/O	I/O	I/O	GND						
19	I/O	I/O	I/O	V_{CCA}						
20	NC	I/O	I/O	I/O						
21	I/O	I/O	I/O	I/O						
22	I/O	I/O	I/O	1/0						
23	NC	I/O	I/O	1/0						
24	I/O	I/O	I/O	I/O						
25	NC	NC	NC	1/0						
26	GND	GND	GND	GND						
27	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}						
28	GND	GND	GND	GND						
29	I/O	I/O	I/O	1/0						
30	TRST, I/O	TRST, I/O	TRST, I/O	TRST, I/O						
31	NC	I/O	I/O	I/O						
32	I/O	I/O	I/O	I/O						
33	I/O	I/O	I/O	I/O						
34	I/O	I/O	I/O	I/O						
35	NC	I/O	I/O	I/O						

208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
36	I/O	I/O	I/O	I/O
37	I/O	I/O	I/O	I/O
38	I/O	I/O	I/O	I/O
39	NC	I/O	I/O	I/O
40	V _{CCI}	V_{CCI}	V_{CCI}	V_{CCI}
41	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}
42	I/O	I/O	I/O	I/O
43	I/O	I/O	I/O	I/O
44	1/0	I/O	I/O	I/O
45	I/O	I/O	I/O	I/O
46	I/O	I/O	I/O	I/O
47	1/0	I/O	I/O	I/O
48	NC	I/O	I/O	I/O
49	I/O	I/O	I/O	I/O
50	NC	I/O	I/O	I/O
51	I/O	I/O	I/O	I/O
52	GND	GND	GND	GND
53	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O
59	1/0	I/O	I/O	I/O
60	V _{CCI}	V _{CCI}	V_{CCI}	V_{CCI}
61	NC	I/O	I/O	I/O
62	1/0	I/O	I/O	I/O
63	I/O	I/O	I/O	I/O
64	NC	I/O	I/O	I/O
65	I/O	I/O	NC	1/0
66	I/O	I/O	I/O	I/O
67	NC	1/0	1/0	I/O
68	I/O	I/O	I/O	1/0
69	I/O	I/O	I/O	I/O
70	NC	I/O	I/O	I/O

3-2 v5.3

100-Pin TQFP




Figure 3-2 • 100-Pin TQFP

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

v5.3 3-5

100-TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	1/0	1/0
6	I/O	I/O	I/O
7	TMS	TMS	TMS
8	V _{CCI}	V_{CCI}	V_{CCI}
9	GND	GND	GND
10	I/O	I/O	I/O
11	I/O	I/O	I/O
12	I/O	1/0	I/O
13	I/O	1/0	I/O
14	I/O	1/0	I/O
15	I/O	1/0	I/O
16	TRST, I/O	TRST, I/O	TRST, I/O
17	I/O	1/0	I/O
18	I/O	1/0	I/O
19	I/O	1/0	I/O
20	V _{CCI}	V _{CCI}	V _{CCI}
21	I/O	1/0	I/O
22	I/O	1/0	I/O
23	I/O	I/O	I/O
24	I/O	1/0	I/O
25	I/O	1/0	I/O
26	I/O	1/0	I/O
27	I/O	1/0	I/O
28	I/O	1/0	I/O
29	I/O	1/0	I/O
30	I/O	I/O	I/O
31	I/O	1/0	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	PRB, I/O	PRB, I/O	PRB, I/O
35	V _{CCA}	V _{CCA}	V _{CCA}

100-TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
36	GND	GND	GND
37	NC	NC	NC
38	I/O	I/O	I/O
39	HCLK	HCLK	HCLK
40	I/O	I/O	I/O
41	I/O	I/O	1/0
42	I/O	I/O	1/0
43	I/O	I/O	1/0
44	V _{CCI}	V _{CCI}	V _{CCI}
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	TDO, I/O	TDO, I/O	TDO, I/O
50	I/O	I/O	I/O
51	GND	GND	GND
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	I/O	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	V _{CCA}	V_{CCA}	V _{CCA}
58	V _{CCI}	V _{CCI}	V _{CCI}
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	V _{CCA}	V _{CCA}	V _{CCA}
68	GND	GND	GND
69	GND	GND	GND
70	I/O	I/O	1/0

3-6 v5.3

329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-14 v5.3



329-Pin PBGA			
Pin A54SX32A			
Number	Function		
A1	GND		
A2	GND		
A3	V_{CCI}		
A4	NC		
A5	1/0		
A6	1/0		
A7	V _{CCI}		
A8	NC		
A9	1/0		
A10	1/0		
A11	1/0		
A12	I/O		
A13	CLKB		
A14	I/O		
A15	I/O		
A16	I/O		
A17	I/O		
A18	I/O		
A19	I/O		
A20	I/O		
A21	NC		
A22	V _{CCI}		
A23	GND		
AA1	V _{CCI}		
AA2	I/O		
AA3	GND		
AA4	I/O		
AA5	I/O		
AA6	I/O		
AA7	I/O		
AA8	I/O		
AA9	I/O		
AA10	I/O		
AA11	I/O		
AA12	I/O		
AA13	I/O		
AA14	I/O		
<u> </u>	1		

329-Pin PBGA			
Pin Number	A54SX32A Function		
AA15	I/O		
AA16	I/O		
AA17	I/O		
AA18	I/O		
AA19	I/O		
AA20	TDO, I/O		
AA21	V _{CCI}		
AA22	I/O		
AA23	V _{CCI}		
AB1	I/O		
AB2	GND		
AB3	I/O		
AB4	I/O		
AB5	I/O		
AB6	I/O		
AB7	I/O		
AB8	I/O		
AB9	I/O		
AB10	I/O		
AB11	PRB, I/O		
AB12	I/O		
AB13	HCLK		
AB14	I/O		
AB15	I/O		
AB16	I/O		
AB17	I/O		
AB18	I/O		
AB19	I/O		
AB20	I/O		
AB21	I/O		
AB22	GND		
AB23	I/O		
AC1	GND		
AC2	V _{CCI}		
AC3	NC		
AC4	I/O		
AC5	1/0		

329-Pin PBGA			
Pin A54SX32A			
Number	Function		
AC6	1/0		
AC7	I/O		
AC8	I/O		
AC9	V _{CCI}		
AC10	I/O		
AC11	I/O		
AC12	I/O		
AC13	I/O		
AC14	I/O		
AC15	NC		
AC16	I/O		
AC17	I/O		
AC18	I/O		
AC19	I/O		
AC20	I/O		
AC21	NC		
AC22	V _{CCI}		
AC23	GND		
B1	V _{CCI}		
B2	GND		
В3	I/O		
В4	I/O		
B5	I/O		
В6	I/O		
В7	I/O		
В8	I/O		
B9	I/O		
B10	I/O		
B11	I/O		
B12	PRA, I/O		
B13	CLKA		
B14	I/O		
B15	I/O		
B16	I/O		
B17	I/O		
B18	I/O		
B19	I/O		

329-Pin PBGA			
A54SX32A			
Function			
1/0			
1/0			
GND			
V _{CCI}			
NC			
TDI, I/O			
GND			
1/0			
1/0			
I/O			
1/0			
I/O			
1/0			
1/0			
1/0			
1/0			
I/O			
1/0			
1/0			
1/0			
1/0			
1/0			
1/0			
I/O			
V _{CCI}			
GND			
NC			
1/0			
1/0			
I/O			
TCK, I/O			
I/O			
I/O			
I/O			
I/O			
I/O			
I/O			

v5.3 3-15

256-Pin FBGA			
A54SX16A A54SX32A A54SX72 Pin Number Function Function Function			
A1	GND	GND	GND
A2	TCK, I/O	TCK, I/O	TCK, I/O
А3	I/O	1/0	I/O
A4	I/O	1/0	1/0
A5	I/O	1/0	I/O
A6	I/O	1/0	I/O
A7	I/O	1/0	1/0
A8	I/O	1/0	1/0
А9	CLKB	CLKB	CLKB
A10	I/O	1/0	1/0
A11	I/O	1/0	I/O
A12	NC	1/0	I/O
A13	I/O	1/0	I/O
A14	I/O	1/0	I/O
A15	GND	GND	GND
A16	GND	GND	GND
B1	I/O	1/0	I/O
B2	GND	GND	GND
В3	I/O	1/0	I/O
В4	I/O	1/0	I/O
B5	I/O	1/0	I/O
В6	NC	I/O	I/O
В7	I/O	1/0	I/O
B8	V _{CCA}	V _{CCA}	V _{CCA}
В9	I/O	1/0	I/O
B10	I/O	1/0	I/O
B11	NC	1/0	I/O
B12	I/O	I/O	I/O
B13	I/O	1/0	I/O
B14	I/O	1/0	I/O
B15	GND	GND	GND
B16	I/O	1/0	I/O
C1	I/O	I/O	I/O
C2	TDI, I/O	TDI, I/O	TDI, I/O
C3	GND	GND	GND
C4	I/O	1/0	I/O
C5	NC	I/O	1/0

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
C6	I/O	I/O	I/O
C7	I/O	I/O	I/O
C8	I/O	I/O	I/O
С9	CLKA	CLKA	CLKA
C10	I/O	I/O	I/O
C11	I/O	I/O	I/O
C12	I/O	I/O	I/O
C13	I/O	I/O	I/O
C14	I/O	I/O	I/O
C15	I/O	I/O	I/O
C16	I/O	I/O	I/O
D1	1/0	I/O	I/O
D2	I/O	1/0	I/O
D3	1/0	I/O	I/O
D4	I/O	I/O	I/O
D5	1/0	I/O	I/O
D6	I/O	I/O	I/O
D7	1/0	I/O	I/O
D8	PRA, I/O	PRA, I/O	PRA, I/O
D9	I/O	I/O	QCLKD
D10	1/0	I/O	I/O
D11	NC	I/O	I/O
D12	I/O	I/O	I/O
D13	I/O	I/O	I/O
D14	I/O	I/O	I/O
D15	I/O	I/O	I/O
D16	I/O	I/O	I/O
E1	I/O	1/0	I/O
E2	I/O	I/O	I/O
E3	I/O	I/O	I/O
E4	I/O	I/O	I/O
E5	I/O	I/O	I/O
E6	1/0	I/O	I/O
E7	1/0	I/O	QCLKC
E8	1/0	I/O	I/O
E9	1/0	I/O	1/0
E10	I/O	I/O	I/O

3-22 v5.3

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
K10	GND	GND		
K11	GND	GND		
K12	GND	GND		
K13	GND	GND		
K14	GND	GND		
K15	GND	GND		
K16	GND	GND		
K17	GND	GND		
K22	1/0	I/O		
K23	I/O	I/O		
K24	NC*	NC		
K25	NC*	I/O		
K26	NC*	I/O		
L1	NC*	I/O		
L2	NC*	I/O		
L3	I/O	I/O		
L4	I/O	I/O		
L5	1/0	I/O		
L10	GND	GND		
L11	GND	GND		
L12	GND	GND		
L13	GND	GND		
L14	GND	GND		
L15	GND	GND		
L16	GND	GND		
L17	GND	GND		
L22	I/O	I/O		
L23	I/O	I/O		
L24	I/O	I/O		
L25	I/O	I/O		
L26	I/O	I/O		
M1	NC*	NC		
M2	I/O	I/O		
M3	I/O	I/O		
M4	I/O	I/O		

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
M5	1/0	I/O		
M10	GND	GND		
M11	GND	GND		
M12	GND	GND		
M13	GND	GND		
M14	GND	GND		
M15	GND	GND		
M16	GND	GND		
M17	GND	GND		
M22	I/O	I/O		
M23	I/O	I/O		
M24	I/O	I/O		
M25	NC*	I/O		
M26	NC*	I/O		
N1	I/O	I/O		
N2	V _{CCI}	V _{CCI}		
N3	I/O	I/O		
N4	I/O	I/O		
N5	I/O	I/O		
N10	GND	GND		
N11	GND	GND		
N12	GND	GND		
N13	GND	GND		
N14	GND	GND		
N15	GND	GND		
N16	GND	GND		
N17	GND	GND		
N22	V_{CCA}	V_{CCA}		
N23	I/O	I/O		
N24	1/0	I/O		
N25	I/O	I/O		
N26	NC*	NC		
P1	NC*	I/O		
P2	NC*	I/O		
Р3	I/O	I/O		

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
P4	I/O	I/O		
P5	V_{CCA}	V_{CCA}		
P10	GND	GND		
P11	GND	GND		
P12	GND	GND		
P13	GND	GND		
P14	GND	GND		
P15	GND	GND		
P16	GND	GND		
P17	GND	GND		
P22	I/O	I/O		
P23	I/O	I/O		
P24	V _{CCI}	V _{CCI}		
P25	I/O	I/O		
P26	I/O	I/O		
R1	NC*	I/O		
R2	NC*	I/O		
R3	1/0	I/O		
R4	I/O	I/O		
R5	TRST, I/O	TRST, I/O		
R10	GND	GND		
R11	GND	GND		
R12	GND	GND		
R13	GND	GND		
R14	GND	GND		
R15	GND	GND		
R16	GND	GND		
R17	GND	GND		
R22	1/0	I/O		
R23	I/O	I/O		
R24	I/O	I/O		
R25	NC*	I/O		
R26	NC*	I/O		
T1	NC*	I/O		
T2	NC*	I/O		

Note: *These pins must be left floating on the A54SX32A device.

3-30 v5.3

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2 (June 2006)	–3 speed grades have been discontinued.	N/A
	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9

v5.3