



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32a-1fg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.



Figure 1-4 • Cluster Organization



Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4



Figure 1-7 • SX-A HCLK Clock Buffer



Figure 1-8 • SX-A Routed Clock Buffer



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22 \,\mu/0.25 \,\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation* of Security in Actel Antifuse FPGAs application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 •	JTAG	Instruction	Code
-------------	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12	
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4	
		1	А, В	40B4, 42B4	
A54SX16A	0.22 µ	0	9	4088, 4288	
		1	В	4088, 4288	
	0.25 µ	1	В	22B8	
A54SX32A	0.2 2µ	0	9	40BD, 42BD	
		1	В	40BD, 42BD	
	0.25 µ	1	В	22BD	
A54SX72A	0.22 µ	0	9	40B2, 42B2	
		1	В	40B2, 42B2	
	0.25 µ	1	В	22B2	

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70 Ω series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70 Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.



Figure 1-13 • Probe Setup



PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		2.25	2.75	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	5.75	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ¹	V _{IN} = 2.7	-	70	μΑ
IIL	Input Low Leakage Current ¹	V _{IN} = 0.5	-	-70	μΑ
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4	-	V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA	-	0.55	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$

EQ 2-8

Table 2-16 A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CC}	₁ = 3.0 V, T _J = 70°C)
-----------------------------------	--	--

		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	lardwired) Array Clock Networks									
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.3		1.5		1.7		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.5		0.5		0.8	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		1.9	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.2		1.3		1.6		2.2	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.8		0.9		1.1		1.5	ns

Table 2-20 A54SX08A Timing Characteristics

(Worst-Case Commercial C	Conditions V _{CCA} = 2.25	V, V _{CCI} = 4.75 V, T _J = 70°C)
--------------------------	------------------------------------	--

		-2 S	peed	–1 S	peed	Std. S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Outp	ut Module Timing ¹									
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d_{TLH}^2	Delta Low to High		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^2	Delta High to Low		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Outp	ut Module Timing ³									
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		7.6		8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d _{TLH}	Delta Low to High		0.017		0.017		0.023		0.031	ns/pF
d _{THL}	Delta High to Low		0.029		0.031		0.037		0.051	ns/pF
d _{THLS}	Delta High to Low—low slew		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. Delays based on 50 pF loading.

2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

Table 2-23 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions V _{CC}	_A = 2.25 V, V _{CCl} = 3.0 V, T _J = 70°C)
---	---

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std.	Speed	-F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPVVL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-27 A54SX16A Timing Characteristics

		-3 Speed ¹	-2 S	peed	–1 Sp	eed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min. Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²										
t _{DLH}	Data-to-Pad Low to High	2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low	2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.2		2.5		2.8		3.3		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.8		3.2		3.6		4.2		5.9	ns
d _{TLH} ³	Delta Low to High	0.016		0.016		0.02		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low	0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴								-		
t _{DLH}	Data-to-Pad Low to High	2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low	2.8		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6.7		7.7		8.7		10.2		14.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5		2.9		3.3		3.9		5.4	ns
d _{TLH} ³	Delta Low to High	0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low	0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-32 A54SX32A Timing Characteristics

(Worst-Case Commercial	Conditions V _{CCA} = 2.25	$V, V_{CCI} = 2.3 V, T_{J} = 70^{\circ}C$
•		

		–3 Spee	ed ¹	-2 Speed		–1 S	peed	Std. 9	5peed	-F Speed		
Parameter	Description	Min. M	lax.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2,3}											
t _{DLH}	Data-to-Pad Low to High	3	3.3		3.8		4.2		5.0		7.0	ns
t _{DHL}	Data-to-Pad High to Low	2	2.5		2.9		3.2		3.8		5.3	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	1	1.1		12.8		14.5		17.0		23.8	ns
t _{ENZL}	Enable-to-Pad, Z to L	2	2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew	1	1.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H	3	3.3		3.8		4.2		5.0		7.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2	2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2	2.5		2.9		3.2		3.8		5.3	ns
d_{TLH}^{4}	Delta Low to High	0.0	031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low	0.0	017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^4	Delta High to Low—low slew	0.0	057		0.06		0.071		0.086		0.117	ns/pF

Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI})/(C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-37 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	5 V _{CCA} = 2.25 V, V _{CCI} = 3.0 V, T _J = 70	°C)
-----------------------------------	--	-----

	-3 Speed* -2 Speed -1 Sp		-1 Speed Std. Speed		–F Speed							
Parameter	eter Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (rks										1	
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPVVL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{rckh}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t _{rckl}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{rckl}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{rckl}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
t _{qchkl}	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

Note: *All –3 speed grades have been discontinued.

Table 2-40 A54SX72A Timing Characteristics

(Worst-Case Commercial	Conditions $V_{CCA} = 2.25$	$V_{V_{CCI}} = 3.0$	$I_{1} = 70^{\circ}C$
(.,.,,

		-3 Speed ¹	–2 Spee	ed	–1 Spee	d	Std. 9	Speed	–F Speed		
Parameter	Description	Min. Max.	Min. M	ax.	Min. Ma	x.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing ²		•								
t _{DLH}	Data-to-Pad Low to High	2.3	2	.7	3.	0		3.6		5.0	ns
t _{DHL}	Data-to-Pad High to Low	2.5	2	.9	3.	2		3.8		5.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.4	1	.7	1.	9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.3	2	.7	3.	0		3.6		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.5	2	.8	3.	2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	2	.9	3.	2		3.8		5.3	ns
d _{TLH} ³	Delta Low to High	0.025	0.	03	0.0)3		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.0	015	0.0	15		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴										
t _{DLH}	Data-to-Pad Low to High	3.2	3	.7	4.	2		5.0		6.9	ns
t _{DHL}	Data-to-Pad High to Low	3.2	3	.7	4.	2		4.9		6.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	10.3	11	1.9	13	.5		15.8		22.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.2	2	.6	2.	9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18	3.9	21	.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.2	3	.7	4.	2		5.0		6.9	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.9	3	.3	3.	7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	3.2	3	.7	4.	2		4.9		6.9	ns
d _{TLH} ³	Delta Low to High	0.025	0.	03	0.0)3		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.0	015	0.0	15		0.015		0.025	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.053	0.0)53	0.0	67		0.073		0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25 Ω resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

	2	08-Pin PQF	P		208-Pin PQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function			
1	GND	GND	GND	GND	36	I/O	I/O	I/O	I/O			
2	TDI, I/O	tdi, I/o	tdi, I/o	tdi, I/o	37	I/O	I/O	I/O	I/O			
3	I/O	I/O	I/O	I/O	38	I/O	I/O	I/O	I/O			
4	NC	I/O	I/O	I/O	39	NC	I/O	I/O	I/O			
5	I/O	I/O	I/O	I/O	40	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}			
6	NC	I/O	I/O	I/O	41	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}			
7	I/O	I/O	I/O	I/O	42	I/O	I/O	I/O	I/O			
8	I/O	I/O	I/O	I/O	43	I/O	I/O	I/O	I/O			
9	I/O	I/O	I/O	I/O	44	I/O	I/O	I/O	I/O			
10	I/O	I/O	I/O	I/O	45	I/O	I/O	I/O	I/O			
11	TMS	TMS	TMS	TMS	46	I/O	I/O	I/O	I/O			
12	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	47	I/O	I/O	I/O	I/O			
13	I/O	I/O	I/O	I/O	48	NC	I/O	I/O	I/O			
14	NC	I/O	I/O	I/O	49	I/O	I/O	I/O	I/O			
15	I/O	I/O	I/O	I/O	50	NC	I/O	I/O	I/O			
16	I/O	I/O	I/O	I/O	51	I/O	I/O	I/O	I/O			
17	NC	I/O	I/O	I/O	52	GND	GND	GND	GND			
18	I/O	I/O	I/O	GND	53	I/O	I/O	I/O	I/O			
19	I/O	I/O	I/O	V _{CCA}	54	I/O	I/O	I/O	I/O			
20	NC	I/O	I/O	I/O	55	I/O	I/O	I/O	I/O			
21	I/O	I/O	I/O	I/O	56	I/O	I/O	I/O	I/O			
22	I/O	I/O	I/O	I/O	57	I/O	I/O	I/O	I/O			
23	NC	I/O	I/O	I/O	58	I/O	I/O	I/O	I/O			
24	I/O	I/O	I/O	I/O	59	I/O	I/O	I/O	I/O			
25	NC	NC	NC	I/O	60	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}			
26	GND	GND	GND	GND	61	NC	I/O	I/O	I/O			
27	V _{CCA}	V_{CCA}	V_{CCA}	V _{CCA}	62	I/O	I/O	I/O	I/O			
28	GND	GND	GND	GND	63	I/O	I/O	I/O	I/O			
29	I/O	I/O	I/O	I/O	64	NC	I/O	I/O	I/O			
30	trst, I/O	TRST, I/O	TRST, I/O	trst, I/O	65	I/O	I/O	NC	I/O			
31	NC	I/O	I/O	I/O	66	I/O	I/O	I/O	I/O			
32	I/O	I/O	I/O	I/O	67	NC	I/O	I/O	I/O			
33	I/O	I/O	I/O	I/O	68	I/O	I/O	I/O	I/O			
34	I/O	I/O	I/O	I/O	69	I/O	I/O	I/O	I/O			
35	NC	I/O	I/O	I/O	70	NC	I/O	I/O	I/O			

	2	08-Pin PQF	Р		208-Pin PQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	
141	NC	I/O	I/O	I/O	176	NC	I/O	I/O	I/O	
142	I/O	I/O	I/O	I/O	177	I/O	I/O	I/O	I/O	
143	NC	I/O	I/O	I/O	178	I/O	I/O	I/O	QCLKD	
144	I/O	I/O	I/O	I/O	179	I/O	I/O	I/O	I/O	
145	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}	180	CLKA	CLKA	CLKA	CLKA	
146	GND	GND	GND	GND	181	CLKB	CLKB	CLKB	CLKB	
147	I/O	I/O	I/O	I/O	182	NC	NC	NC	NC	
148	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	183	GND	GND	GND	GND	
149	I/O	I/O	I/O	I/O	184	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}	
150	I/O	I/O	I/O	I/O	185	GND	GND	GND	GND	
151	I/O	I/O	I/O	I/O	186	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O	
152	I/O	I/O	I/O	I/O	187	I/O	I/O	I/O	V _{CCI}	
153	I/O	I/O	I/O	I/O	188	I/O	I/O	I/O	I/O	
154	I/O	I/O	I/O	I/O	189	NC	I/O	I/O	I/O	
155	NC	I/O	I/O	I/O	190	I/O	I/O	I/O	QCLKC	
156	NC	I/O	I/O	I/O	191	I/O	I/O	I/O	I/O	
157	GND	GND	GND	GND	192	NC	I/O	I/O	I/O	
158	I/O	I/O	I/O	I/O	193	I/O	I/O	I/O	I/O	
159	I/O	I/O	I/O	I/O	194	I/O	I/O	I/O	I/O	
160	I/O	I/O	I/O	I/O	195	NC	I/O	I/O	I/O	
161	I/O	I/O	I/O	I/O	196	I/O	I/O	I/O	I/O	
162	I/O	I/O	I/O	I/O	197	I/O	I/O	I/O	I/O	
163	I/O	I/O	I/O	I/O	198	NC	I/O	I/O	I/O	
164	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	199	I/O	I/O	I/O	I/O	
165	I/O	I/O	I/O	I/O	200	I/O	I/O	I/O	I/O	
166	I/O	I/O	I/O	I/O	201	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	
167	NC	I/O	I/O	I/O	202	NC	I/O	I/O	I/O	
168	I/O	I/O	I/O	I/O	203	NC	I/O	I/O	I/O	
169	I/O	I/O	I/O	I/O	204	I/O	I/O	I/O	I/O	
170	NC	I/O	I/O	I/O	205	NC	I/O	I/O	I/O	
171	I/O	I/O	I/O	I/O	206	I/O	I/O	I/O	I/O	
172	I/O	I/O	I/O	I/O	207	I/O	I/O	I/O	I/O	
173	NC	I/O	I/O	I/O	208	TCK, I/O	TCK, I/O	TCK, I/O	TCK, I/O	
174	I/O	I/O	I/O	I/O		-			-	
175	I/O	I/O	I/O	I/O						



	144-Pi	n TQFP		144-Pin TQFP						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function			
1	GND	GND	GND	38	I/O	I/O	I/O			
2	TDI, I/O	TDI, I/O	TDI, I/O	39	I/O	I/O	I/O			
3	I/O	I/O	I/O	40	I/O	I/O	I/O			
4	I/O	I/O	I/O	41	I/O	I/O	I/O			
5	I/O	I/O	I/O	42	I/O	I/O	I/O			
6	I/O	I/O	I/O	43	I/O	I/O	I/O			
7	I/O	I/O	I/O	44	V _{CCI}	V _{CCI}	V _{CCI}			
8	I/O	I/O	I/O	45	I/O	I/O	I/O			
9	TMS	TMS	TMS	46	I/O	I/O	I/O			
10	V _{CCI}	V _{CCI}	V _{CCI}	47	I/O	I/O	I/O			
11	GND	GND	GND	48	I/O	I/O	I/O			
12	I/O	I/O	I/O	49	I/O	I/O	I/O			
13	I/O	I/O	I/O	50	I/O	I/O	I/O			
14	I/O	I/O	I/O	51	I/O	I/O	I/O			
15	I/O	I/O	I/O	52	I/O	I/O	I/O			
16	I/O	I/O	I/O	53	I/O	I/O	I/O			
17	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O			
18	I/O	I/O	I/O	55	I/O	I/O	I/O			
19	NC	NC	NC	56	V _{CCA}	V _{CCA}	V _{CCA}			
20	V _{CCA}	V _{CCA}	V _{CCA}	57	GND	GND	GND			
21	I/O	I/O	I/O	58	NC	NC	NC			
22	trst, I/O	trst, I/O	TRST, I/O	59	I/O	I/O	I/O			
23	I/O	I/O	I/O	60	HCLK	HCLK	HCLK			
24	I/O	I/O	I/O	61	I/O	I/O	I/O			
25	I/O	I/O	I/O	62	I/O	I/O	I/O			
26	I/O	I/O	I/O	63	I/O	I/O	I/O			
27	I/O	I/O	I/O	64	I/O	I/O	I/O			
28	GND	GND	GND	65	I/O	I/O	I/O			
29	V _{CCI}	V _{CCI}	V _{CCI}	66	I/O	I/O	I/O			
30	V _{CCA}	V _{CCA}	V _{CCA}	67	I/O	I/O	I/O			
31	I/O	I/O	I/O	68	V _{CCI}	V _{CCI}	V _{CCI}			
32	I/O	I/O	I/O	69	I/O	I/O	I/O			
33	I/O	I/O	I/O	70	I/O	I/O	I/O			
34	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O			
35	I/O	I/O	I/O	72	I/O	I/O	I/O			
36	GND	GND	GND	73	GND	GND	GND			
37	I/O	I/O	I/O	74	I/O	I/O	I/O			

	144-Pi	n TQFP		144-Pin TQFP								
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function					
75	I/O	I/O	I/O	111	I/O	I/O	I/O					
76	I/O	I/O	I/O	112	I/O	I/O	I/O					
77	I/O	I/O	I/O	113	I/O	I/O	I/O					
78	I/O	I/O	I/O	114	I/O	I/O	I/O					
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}					
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O					
81	GND	GND	GND	117	I/O	I/O	I/O					
82	I/O	I/O	I/O	118	I/O	I/O	I/O					
83	I/O	I/O	I/O	119	I/O	I/O	I/O					
84	I/O	I/O	I/O	120	I/O	I/O	I/O					
85	I/O	I/O	I/O	121	I/O	I/O	I/O					
86	I/O	I/O	I/O	122	I/O	I/O	I/O					
87	I/O	I/O	I/O	123	I/O	I/O	I/O					
88	I/O	I/O	I/O	124	I/O	I/O	I/O					
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA					
90	NC	NC	NC	126	CLKB	CLKB	CLKB					
91	I/O	I/O	I/O	127	NC	NC	NC					
92	I/O	I/O	I/O	128	GND	GND	GND					
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}					
94	I/O	I/O	I/O	130	I/O	I/O	I/O					
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O					
96	I/O	I/O	I/O	132	I/O	I/O	I/O					
97	I/O	I/O	I/O	133	I/O	I/O	I/O					
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O					
99	GND	GND	GND	135	I/O	I/O	I/O					
100	I/O	I/O	I/O	136	I/O	I/O	I/O					
101	GND	GND	GND	137	I/O	I/O	I/O					
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O					
103	I/O	I/O	I/O	139	I/O	I/O	I/O					
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}					
105	I/O	I/O	I/O	141	I/O	I/O	I/O					
106	I/O	I/O	I/O	142	I/O	I/O	I/O					
107	I/O	I/O	I/O	143	I/O	I/O	I/O					
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O					
109	GND	GND	GND			-						
110	I/O	I/O	I/O									

256-Pin FBGA				256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
A1	GND	GND	GND	C6	I/O	I/O	I/O
A2	TCK, I/O	TCK, I/O	TCK, I/O	C7	I/O	I/O	I/O
A3	I/O	I/O	I/O	C8	I/O	I/O	I/O
A4	I/O	I/O	I/O	С9	CLKA	CLKA	CLKA
A5	I/O	I/O	I/O	C10	Ι/O	I/O	I/O
A6	I/O	I/O	I/O	C11	Ι/O	I/O	I/O
A7	I/O	I/O	I/O	C12	Ι/O	I/O	I/O
A8	I/O	I/O	I/O	C13	Ι/O	I/O	I/O
A9	CLKB	CLKB	CLKB	C14	Ι/O	I/O	I/O
A10	I/O	I/O	I/O	C15	ΙΟ	I/O	I/O
A11	I/O	I/O	I/O	C16	ΙΟ	I/O	I/O
A12	NC	I/O	I/O	D1	ΙΟ	I/O	I/O
A13	I/O	I/O	I/O	D2	ΙΟ	I/O	I/O
A14	I/O	I/O	I/O	D3	ΙΟ	I/O	I/O
A15	GND	GND	GND	D4	ΙΟ	I/O	I/O
A16	GND	GND	GND	D5	ΙΟ	I/O	I/O
B1	I/O	I/O	I/O	D6	ΙΟ	I/O	I/O
B2	GND	GND	GND	D7	ΙΟ	I/O	I/O
В3	I/O	I/O	I/O	D8	PRA, I/O	PRA, I/O	PRA, I/O
B4	I/O	I/O	I/O	D9	I/O	I/O	QCLKD
B5	I/O	I/O	I/O	D10	ΙΟ	I/O	I/O
B6	NC	I/O	I/O	D11	NC	I/O	I/O
Β7	I/O	I/O	I/O	D12	ΙΟ	I/O	I/O
B8	V _{CCA}	V _{CCA}	V _{CCA}	D13	I/O	I/O	I/O
B9	I/O	I/O	I/O	D14	I/O	I/O	I/O
B10	I/O	I/O	I/O	D15	I/O	I/O	I/O
B11	NC	I/O	I/O	D16	I/O	I/O	I/O
B12	I/O	I/O	I/O	E1	I/O	I/O	I/O
B13	I/O	I/O	I/O	E2	I/O	I/O	I/O
B14	I/O	I/O	I/O	E3	I/O	I/O	I/O
B15	GND	GND	GND	E4	I/O	I/O	I/O
B16	I/O	I/O	I/O	E5	I/O	I/O	I/O
C1	I/O	I/O	I/O	E6	I/O	I/O	I/O
C2	TDI, I/O	TDI, I/O	TDI, I/O	E7	I/O	I/O	QCLKC
C3	GND	GND	GND	E8	I/O	I/O	I/O
C4	I/O	I/O	I/O	E9	I/O	I/O	I/O
C5	NC	I/O	I/O	E10	VO	I/O	I/O



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.