

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	111
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32a-1fgg144m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description


Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22 μm / 0.25 μm CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

v5.3 1-1

Logic Module Design

The SX-A family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

1-2 v5.3



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

v5.3 1-13

Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
V _{CCI}	DC Supply Voltage for I/Os	-0.3 to +6.0	V
V _{CCA}	DC Supply Voltage for Arrays	-0.3 to +3.0	V
V _I	Input Voltage	-0.5 to +5.75	V
V _O	Output Voltage	-0.5 to + V _{CCI} + 0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 • **Recommended Operating Conditions**

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	°C
2.5 V Power Supply Range (V _{CCA} and V _{CCI})	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range (V _{CCI})	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range (V _{CCI})	4.75 to 5.25	4.75 to 5.25	V

Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with V_{CCA} = 2.5 V

Product	V _{CCI} = 2.5 V	V _{CCI} = 3.3 V	V _{CCI} = 5 V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

Table 2-4 • Supply Voltages

V _{CCA}	V _{CCI} *	Maximum Input Tolerance	Maximum Output Drive
2. 5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

Note: *3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.


v5.3 2-1

Table 2-8 • AC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V _{OUT} - 1.4)/0.024)	-	mA
		3.1 < V _{OUT} < V _{CCI} ^{1, 3}	-	EQ 2-1 on page 2-5	-
	(Test Point)	$V_{OUT} = 3.1^{-3}$	-	-142	mA
I _{OL(AC)}	Switching Current Low	V _{OUT} ≥ 2.2 ¹	95	-	mA
		$2.2 > V_{OUT} > 0.55$ ¹	(V _{OUT} /0.023)	-	mA
		$0.71 > V_{OUT} > 0^{-1, 3}$	-	EQ 2-2 on page 2-5	_
	(Test Point)	$V_{OUT} = 0.71^{-3}$	-	206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015	-	mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns


Notes:

- 1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



2-4 v5.3

SX-A Timing Model



Note: *Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

External Setup =
$$(t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH}$$

= $0.6 + 0.3 + 0.8 - 1.8 = -0.1$ ns
Clock-to-Out (Pad-to-Pad) = $t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$
= $1.8 + 0.8 + 0.3 + 3.9 = 6.8$ ns

Routed Clock

External Setup =
$$(t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH}$$

= $0.6 + 0.3 + 0.8 - 3.0 = -1.3$ ns
Clock-to-Out (Pad-to-Pad) = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$
= $3.0 + 0.8 + 0.3 + 3.9 = 8.0$ ns

2-14 v5.3

Table 2-15 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Networks	1								
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.4		0.5		0.7	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	ny Clock Networks	•								
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		8.0		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		8.0		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

2-20 v5.3

Table 2-26 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Speed	1 -2	Speed	-1 Spe	ed	Std.	Speed	−F S	peed	
Parameter	Description	Min. Ma	k. Min	. Мах.	Min. N	lax.	Min.	Мах.	Min.	Мах.	Units
3.3 V PCI O	utput Module Timing ²										
t _{DLH}	Data-to-Pad Low to High	2.0)	2.3		2.6		3.1		4.3	ns
t _{DHL}	Data-to-Pad High to Low	2.2		2.5	:	2.8		3.3		4.6	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.4		1.7		1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.0)	2.3	:	2.6		3.1		4.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.5	i	2.8	:	3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.2		2.5		2.8		3.3		4.6	ns
d_{TLH}^3	Delta Low to High	0.02	.5	0.03	C	0.03		0.04		0.045	ns/pF
d_{THL}^3	Delta High to Low	0.0	5	0.015	0.	.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴										
t _{DLH}	Data-to-Pad Low to High	2.8	5	3.2	:	3.6		4.3		6.0	ns
t _{DHL}	Data-to-Pad High to Low	2.7	,	3.1	:	3.5		4.1		5.7	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	9.5	;	10.9	1	2.4		14.6		20.4	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.2		2.6	:	2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15.	3	18.9	2	1.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.8	}	3.2	:	3.6		4.3		6.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.9)	3.3	:	3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.7		3.1		3.5		4.1		5.7	ns
d _{TLH} ³	Delta Low to High	0.02	.5	0.03	C	0.03		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.0	5	0.015	0.	.015		0.015		0.025	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.0!	3	0.053	0.	.067		0.073		0.107	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25 Ω resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load} * d_{T[LH|HL]HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

2-32 v5.3

Table 2-28 • A54SX32A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. 9	peed	−F S _I	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays ³											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

v5.3 2-35

SX-A Family FPGAs

Table 2-32 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2,3}											•
t _{DLH}	Data-to-Pad Low to High		3.3		3.8		4.2		5.0		7.0	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.1		12.8		14.5		17.0		23.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.2		5.0		7.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|S]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

v5.3 2-39

Table 2-36 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 S ₁	eed*	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	rks				ı		ı		ı		
^t нскн	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
^t HCKL	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks	•										
^t rckh	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.3		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.0		4.7		6.6	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.8		2.1		2.4		2.8		3.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.8		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											-
^t QCKH	Input Low to High (Light Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.6		3.0		3.3		3.9		5.5	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
^t QCHKL	Input High to Low (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.2		5.9	ns

Note: *All –3 speed grades have been discontinued.

2-44 v5.3

Table 2-38 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 4.75 V, T_J = 70°C)

		-3 Sp	peed*	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	rks						ı				
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.6		1.8		2.1		2.4		3.8	ns
^t HCKL	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks	•										
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		3.0		3.5		4.9	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		3.0		3.4		3.9		4.6		6.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		3.9		5.5	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.2		3.6		4.1		4.8		6.8	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.9		2.2		2.5		3.0		4.1	ns
Quadrant A	rray Clock Networks	•										
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.6	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.4		1.6		1.9		2.7	ns
^t qckh	Input Low to High (50% Load) (Pad to R-cell Input)		1.4		1.6		1.8		2.1		3.0	ns
^t QCHKL	Input High to Low (50% Load) (Pad to R-cell Input)		1.4		1.7		1.9		2.2		3.1	ns

Note: *All –3 speed grades have been discontinued.

2-48 v5.3



208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
71	I/O	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O
73	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA
75	NC	I/O	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O
77	GND	GND	GND	GND
78	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}
79	GND	GND	GND	GND
80	NC	NC	NC	NC
81	I/O	I/O	I/O	I/O
82	HCLK	HCLK	HCLK	HCLK
83	I/O	I/O	I/O	V_{CCI}
84	I/O	I/O	I/O	QCLKB
85	NC	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O
88	NC	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O
91	NC	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O
95	I/O	I/O	I/O	I/O
96	I/O	I/O	I/O	I/O
97	NC	I/O	I/O	I/O
98	V_{CCI}	V_{CCI}	V_{CCI}	V_{CCI}
99	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	1/0	I/O	I/O
105	GND	GND	GND	GND

208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
106	NC	I/O	I/O	I/O
107	I/O	I/O	I/O	I/O
108	NC	I/O	I/O	I/O
109	I/O	I/O	I/O	I/O
110	I/O	I/O	I/O	I/O
111	I/O	I/O	I/O	I/O
112	I/O	I/O	I/O	I/O
113	I/O	I/O	I/O	I/O
114	V_{CCA}	V_{CCA}	V_{CCA}	V _{CCA}
115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
116	NC	I/O	I/O	GND
117	I/O	I/O	I/O	V _{CCA}
118	I/O	I/O	I/O	I/O
119	NC	I/O	I/O	I/O
120	I/O	I/O	I/O	I/O
121	I/O	I/O	I/O	I/O
122	NC	I/O	I/O	I/O
123	I/O	I/O	I/O	I/O
124	I/O	I/O	I/O	I/O
125	NC	I/O	I/O	I/O
126	I/O	I/O	I/O	I/O
127	I/O	I/O	I/O	I/O
128	I/O	I/O	I/O	I/O
129	GND	GND	GND	GND
130	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}
131	GND	GND	GND	GND
132	NC	NC	NC	I/O
133	I/O	I/O	I/O	I/O
134	I/O	I/O	I/O	I/O
135	NC	I/O	I/O	I/O
136	1/0	I/O	I/O	I/O
137	I/O	I/O	I/O	I/O
138	NC	1/0	1/0	I/O
139	I/O	1/0	I/O	I/O
140	I/O	I/O	I/O	I/O



SX-A	Family	FPGAs

329-Pin PBGA		
Pin	A54SX32A	
Number	Function	
A1	GND	
A2	GND	
A3	V _{CCI}	
A4	NC	
A5	1/0	
A6	I/O	
A7	V _{CCI}	
A8	NC	
A9	1/0	
A10	1/0	
A11	1/0	
A12	1/0	
A13	CLKB	
A14	I/O	
A15	1/0	
A16	1/0	
A17	I/O	
A18	I/O	
A19	I/O	
A20	I/O	
A21	NC	
A22	V _{CCI}	
A23	GND	
AA1	V _{CCI}	
AA2	1/0	
AA3	GND	
AA4	I/O	
AA5	I/O	
AA6	1/0	
AA7	1/0	
AA8	I/O	
AA9	I/O	
AA10	I/O	
AA11	1/0	
AA12	I/O	
AA13	I/O	
AA14	1/0	

329-Pin PBGA			
Pin Number	A54SX32A Function		
AA15	I/O		
AA16	I/O		
AA17	I/O		
AA18	I/O		
AA19	I/O		
AA20	TDO, I/O		
AA21	V _{CCI}		
AA22	1/0		
AA23	V _{CCI}		
AB1	1/0		
AB2	GND		
AB3	1/0		
AB4	1/0		
AB5	1/0		
AB6	1/0		
AB7	1/0		
AB8	I/O		
AB9	I/O		
AB10	I/O		
AB11	PRB, I/O		
AB12	I/O		
AB13	HCLK		
AB14	I/O		
AB15	I/O		
AB16	I/O		
AB17	1/0		
AB18	I/O		
AB19	VO		
AB20	VO		
AB21	I/O		
AB22	GND		
AB23	VO		
AC1	GND		
AC2	V _{CCI}		
AC3	NC		
AC4	1/0		
AC5	1/0		

329-Pin PBGA		
Pin	A54SX32A	
Number	Function	
AC6	1/0	
AC7	1/0	
AC8	I/O	
AC9	V _{CCI}	
AC10	I/O	
AC11	I/O	
AC12	I/O	
AC13	I/O	
AC14	I/O	
AC15	NC	
AC16	I/O	
AC17	I/O	
AC18	I/O	
AC19	I/O	
AC20	I/O	
AC21	NC	
AC22	V _{CCI}	
AC23	GND	
B1	V _{CCI}	
B2	GND	
В3	I/O	
В4	I/O	
B5	I/O	
В6	I/O	
В7	I/O	
B8	I/O	
В9	I/O	
B10	I/O	
B11	I/O	
B12	PRA, I/O	
B13	CLKA	
B14	I/O	
B15	I/O	
B16	I/O	
B17	I/O	
B18	I/O	
B19	I/O	

329-Pin PBGA			
Pin Number	A54SX32A Function		
B20	I/O		
B21	I/O		
B22	GND		
B23	V _{CCI}		
C1	NC		
C2	TDI, I/O		
C3	GND		
C4	I/O		
C5	I/O		
C6	I/O		
C7	I/O		
C8	I/O		
С9	1/0		
C10	1/0		
C11	I/O		
C12	1/0		
C13	I/O		
C14	I/O		
C15	1/0		
C16	1/0		
C17	1/0		
C18	1/0		
C19	1/0		
C20	1/0		
C21	V _{CCI}		
C22	GND		
C23	NC		
D1	1/0		
D2	1/0		
D3	1/0		
D4	TCK, I/O		
D5	1/0		
D6	1/0		
D7	1/0		
D8	1/0		
D9	1/0		
D10	1/0		



329-Pin PBGA			
Pin A54SX32A			
Number	Function		
V22	I/O		
V23	1/0		
W1	I/O		
W2	1/0		
W3	I/O		
W4	I/O		
W20	I/O		
W21	I/O		
W22	I/O		
W23	NC		
Y1	NC		
Y2	I/O		
Y3	I/O		
Y4	GND		
Y5	I/O		
Y6	1/0		
Y7	I/O		
Y8	I/O		
Y9	1/0		
Y10	1/0		
Y11	I/O		
Y12	V_{CCA}		
Y13	NC		
Y14	I/O		
Y15	I/O		
Y16	I/O		
Y17	I/O		
Y18	I/O		
Y19	I/O		
Y20	GND		
Y21	I/O		
Y22	I/O		
Y23	I/O		
	1		

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
AD18	I/O	I/O	
AD19	I/O	I/O	
AD20	I/O	I/O	
AD21	I/O	I/O	
AD22	1/0	I/O	
AD23	V _{CCI}	V _{CCI}	
AD24	NC*	I/O	
AD25	NC*	I/O	
AD26	NC*	I/O	
AE1	NC*	NC	
AE2	I/O	I/O	
AE3	NC*	I/O	
AE4	NC*	I/O	
AE5	NC*	I/O	
AE6	NC*	I/O	
AE7	I/O	I/O	
AE8	I/O	I/O	
AE9	I/O	I/O	
AE10	I/O	I/O	
AE11	NC*	I/O	
AE12	I/O	I/O	
AE13	I/O	I/O	
AE14	I/O	I/O	
AE15	NC*	I/O	
AE16	NC*	I/O	
AE17	1/0	I/O	
AE18	1/0	I/O	
AE19	I/O	I/O	
AE20	I/O	I/O	
AE21	NC*	I/O	
AE22	NC*	I/O	
AE23	NC*	I/O	
AE24	NC*	I/O	
AE25	NC*	NC	
AE26	NC*	NC	

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
AF1	NC*	NC	
AF2	NC*	NC	
AF3	NC	I/O	
AF4	NC*	I/O	
AF5	NC*	I/O	
AF6	NC*	I/O	
AF7	I/O	I/O	
AF8	I/O	I/O	
AF9	I/O	I/O	
AF10	I/O	I/O	
AF11	NC*	1/0	
AF12	NC*	NC	
AF13	HCLK	HCLK	
AF14	I/O	QCLKB	
AF15	NC*	I/O	
AF16	NC*	I/O	
AF17	I/O	I/O	
AF18	I/O	I/O	
AF19	I/O	I/O	
AF20	NC*	I/O	
AF21	NC*	I/O	
AF22	NC*	I/O	
AF23	NC*	I/O	
AF24	NC*	I/O	
AF25	NC*	NC	
AF26	NC*	NC	
B1	NC*	NC	
B2	NC*	NC	
В3	NC*	I/O	
В4	NC*	I/O	
B5	NC*	I/O	
В6	I/O	I/O	
В7	I/O	I/O	
B8	I/O	I/O	
В9	I/O	I/O	

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
B10	I/O	I/O	
B11	NC*	I/O	
B12	NC*	I/O	
B13	V _{CCI}	V _{CCI}	
B14	CLKA	CLKA	
B15	NC*	I/O	
B16	NC*	I/O	
B17	I/O	I/O	
B18	V _{CCI}	V _{CCI}	
B19	I/O	I/O	
B20	I/O	I/O	
B21	NC*	I/O	
B22	NC*	I/O	
B23	NC*	I/O	
B24	NC*	I/O	
B25	I/O	I/O	
B26	NC*	NC	
C1	NC*	I/O	
C2	NC*	I/O	
C3	NC*	I/O	
C4	NC*	I/O	
C5	I/O	I/O	
C6	V _{CCI}	V _{CCI}	
C7	I/O	I/O	
C8	I/O	I/O	
С9	V _{CCI}	V _{CCI}	
C10	I/O	I/O	
C11	I/O	I/O	
C12	I/O	I/O	
C13	PRA, I/O	PRA, I/O	
C14	I/O	I/O	
C15	I/O	QCLKD	
C16	I/O	I/O	
C17	I/O	I/O	
C18	1/0	1/0	

Note: *These pins must be left floating on the A54SX32A device.

3-28 v5.3



484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
C19	I/O	I/O	
C20	V _{CCI}	V _{CCI}	
C21	I/O	I/O	
C22	I/O	I/O	
C23	I/O	I/O	
C24	I/O	I/O	
C25	NC*	I/O	
C26	NC*	I/O	
D1	NC*	I/O	
D2	TMS	TMS	
D3	I/O	I/O	
D4	V _{CCI}	V _{CCI}	
D5	NC*	I/O	
D6	TCK, I/O	TCK, I/O	
D7	I/O	I/O	
D8	I/O	I/O	
D9	I/O	I/O	
D10	I/O	I/O	
D11	I/O	I/O	
D12	I/O	QCLKC	
D13	I/O	I/O	
D14	I/O	I/O	
D15	I/O	I/O	
D16	I/O	I/O	
D17	I/O	I/O	
D18	I/O	I/O	
D19	I/O	I/O	
D20	I/O	I/O	
D21	V _{CCI}	V _{CCI}	
D22	GND	GND	
D23	I/O	I/O	
D24	I/O	I/O	
D25	NC*	I/O	
D26	NC*	I/O	
E1	NC*	I/O	

	484-Pin FBG	A
Pin Number	A54SX32A Function	A54SX72A Function
E2	NC*	I/O
E3	I/O	I/O
E4	I/O	I/O
E5	GND	GND
E6	TDI, IO	TDI, IO
E7	I/O	I/O
E8	I/O	I/O
E9	I/O	I/O
E10	I/O	I/O
E11	I/O	I/O
E12	I/O	I/O
E13	V_{CCA}	V _{CCA}
E14	CLKB	CLKB
E15	I/O	I/O
E16	I/O	I/O
E17	I/O	I/O
E18	I/O	I/O
E19	I/O	I/O
E20	I/O	I/O
E21	I/O	I/O
E22	I/O	I/O
E23	I/O	I/O
E24	I/O	I/O
E25	V _{CCI}	V _{CCI}
E26	GND	GND
F1	V _{CCI}	V _{CCI}
F2	NC*	I/O
F3	NC*	I/O
F4	I/O	I/O
F5	I/O	I/O
F22	I/O	I/O
F23	I/O	I/O
F24	I/O	I/O
F25	I/O	I/O
F26	NC*	I/O

484-Pin FBGA					
Pin Number	A54SX32A Function	A54SX72A Function			
G1	NC*	I/O			
G2	NC*	I/O			
G3	NC*	I/O			
G4	I/O	1/0			
G5	I/O	1/0			
G22	I/O	1/0			
G23	V_{CCA}	V_{CCA}			
G24	I/O	1/0			
G25	NC*	I/O			
G26	NC*	I/O			
H1	NC*	I/O			
H2	NC*	I/O			
НЗ	I/O	I/O			
H4	I/O	I/O			
H5	I/O	I/O			
H22	I/O	I/O			
H23	I/O	I/O			
H24	I/O	I/O			
H25	NC*	I/O			
H26	NC*	I/O			
J1	NC*	I/O			
J2	NC*	I/O			
J3	I/O	I/O			
J4	I/O	I/O			
J5	I/O	I/O			
J22	I/O	I/O			
J23	I/O	I/O			
J24	I/O	I/O			
J25	V _{CCI}	V _{CCI}			
J26	NC*	I/O			
K1	I/O	I/O			
K2	V _{CCI}	V _{CCI}			
К3	1/0	I/O			
K4	I/O	I/O			
K5	V _{CCA}	V _{CCA}			

Note: *These pins must be left floating on the A54SX32A device.

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	–3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9

v5.3 4



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

v5.3 4-3