

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1fgg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Boundary-Scan Testing (BST)**

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

### **Dedicated Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

## Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V<sub>CCI</sub> should be placed on the TMS pin to pull it High by default.** 

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 •	<b>Boundary-Scan Pin Configurations and</b>
	Functions

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

### Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function					
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)					
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up					
Reserve Probe	Keeps pins from being used or regular I/O					

### TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

# **Pin Description**

### CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

### QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

### GND Ground

Low supply voltage.

#### HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

### NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

### PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V<sub>CCI</sub> power pins in the device should be connected.

### V<sub>CCA</sub> Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All  $V_{CCA}$  power pins in the device should be connected.


Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High $0 < V_{OUT} \le 0.3 V_{CCI}^{1}$		-12V <sub>CCI</sub>	-	mA
		$0.3V_{CCI} \le V_{OUT} < 0.9V_{CCI}$ <sup>1</sup>	(–17.1(V <sub>CCI</sub> – V <sub>OUT</sub> ))	-	mA
		0.7V <sub>CCI</sub> < V <sub>OUT</sub> < V <sub>CCI</sub> <sup>1, 2</sup>	-	EQ 2-3 on page 2-7	_
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$	_	-32V <sub>CCI</sub>	mA
I <sub>OL(AC)</sub>	Switching Current Low	$V_{CCI} > V_{OUT} \ge 0.6 V_{CCI}^{1}$	16V <sub>CCI</sub>	-	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}^{1}$	(26.7V <sub>OUT</sub> )	-	mA
		0.18V <sub>CCI</sub> > V <sub>OUT</sub> > 0 <sup>1, 2</sup>	-	EQ 2-4 on page 2-7	_
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$	-	38V <sub>CCI</sub>	mA
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	–25 + (V <sub>IN</sub> + 1)/0.015	-	mA
I <sub>CH</sub>	High Clamp Current	$V_{CCI} + 4 > V_{IN} \ge V_{CCI} + 1$	25 + (V <sub>IN</sub> – V <sub>CCI</sub> – 1)/0.015	-	mA
slew <sub>R</sub>	Output Rise Slew Rate	0.2V <sub>CCI</sub> - 0.6V <sub>CCI</sub> load <sup>3</sup>	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	0.6V <sub>CCI</sub> - 0.2V <sub>CCI</sub> load <sup>3</sup>	1	4	V/ns

Table 2-10 • AC Specifications (3.3 V PCI Operation)

### Notes:

1. Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



# **Power Dissipation**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

# **Estimating Power Dissipation**

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

# **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

# **AC Power Dissipation**

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$ 

EQ 2-8

# **Thermal Characteristics**

# Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

 $\theta_{JA} = \frac{T_J - T_A}{P}$  EQ 2-9  $\theta_{JA} = \frac{T_C - T_A}{P}$ 

EQ 2-10

### Where:

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- T<sub>J</sub> = Junction temperature
- $T_A$  = Ambient temperature
- $T_C$  = Ambient temperature
- P = total power dissipated by the device

### Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	οι <sup>θ</sup>	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.



# **Timing Characteristics**

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

# **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

# Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

# **Timing Derating**

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# **Temperature and Voltage Derating Factors**

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T<sub>J</sub> = 70°C, V<sub>CCA</sub> = 2.25 V)

	Junction Temperature (T <sub>J</sub> )										
V <sub>CCA</sub>	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C				
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14				
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07				
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99				

## Table 2-17 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 \text{ V}, V_{CCI} = 4.75 \text{ V}, T_{J} = 70^{\circ}\text{C}$ )
-----------------------------------	--

		-2 S	peed	-1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Networks									
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.3		1.5		2.3	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4		2.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.8	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.3		1.5		2.1	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.6		1.8		2.1		2.9	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.1		1.5	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		1.0		1.1		1.5	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

## Table 2-23 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions V <sub>CCA</sub>	= 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
--	--

		-3 Speed*		-2 S	peed	-1 S	peed	Std. Speed		ed –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t <sub>НСКН</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HPVVL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t <sub>HP</sub>	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f <sub>HMAX</sub>	Maximum Frequency		357		294		263		227		167	MHz
<b>Routed Arr</b>	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

*Note:* \*All –3 speed grades have been discontinued.

### Table 2-26 • A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 \text{ V}, \text{ V}_{CCI} = 3.0 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
----------------------------------	--

		-3 Sp	beed <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.0		2.3		2.6		3.1		4.3	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.2		2.5		2.8		3.3		4.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.0		2.3		2.6		3.1		4.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.2		2.5		2.8		3.3		4.6	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^{3}$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.8		3.2		3.6		4.3		6.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.7		3.1		3.5		4.1		5.7	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		9.5		10.9		12.4		14.6		20.4	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.8		3.2		3.6		4.3		6.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.7		3.1		3.5		4.1		5.7	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^{3}$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

### Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  - 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

## Table 2-29 A54SX32A Timing Characteristics

(Worst-Case Commercial Condition	<sup>5</sup> V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
----------------------------------	---

		-3 Sp	beed*	–2 S	peed	-1 S	peed	Std. Speed –F Speed				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks										<u>.</u>
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
Routed Arra	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.0	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

## Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---

		-3 S	beed*	-2 S	peed	-1 S	peed	Std. Speed –F Sp		peed	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPVVL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
<b>Routed Arr</b>	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>rckl</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

### Table 2-40 A54SX72A Timing Characteristics

(Worst-Case Commercial	Conditions Var	- 2 25 V V	$30VT_{1} - 70^{\circ}C$
(worst-case commercial	Conditions VCCA -	- 2.23 v, v <sub>CCl</sub> –	3.0 v, 1 = 70 C

		-3 Sp	-3 Speed <sup>1</sup> -2 S		peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.3		2.7		3.0		3.6		5.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.0		3.6		5.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		3.2		3.7		4.2		5.0		6.9	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.2		3.7		4.2		4.9		6.9	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		10.3		11.9		13.5		15.8		22.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.2		3.7		4.2		5.0		6.9	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.2		3.7		4.2		4.9		6.9	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

### Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



# 100-Pin TQFP




Figure 3-2 • 100-Pin TQFP

# Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

176-Pin TQFP		176-Р	in TQFP	176-Р	in TQFP	176-Pin TQFP		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
1	GND	37	I/O	73	I/O	109	V <sub>CCA</sub>	
2	TDI, I/O	38	I/O	74	I/O	110	GND	
3	I/O	39	I/O	75	I/O	111	I/O	
4	I/O	40	I/O	76	I/O	112	I/O	
5	I/O	41	I/O	77	I/O	113	I/O	
6	I/O	42	I/O	78	I/O	114	I/O	
7	I/O	43	I/O	79	I/O	115	I/O	
8	I/O	44	GND	80	I/O	116	I/O	
9	I/O	45	I/O	81	I/O	117	I/O	
10	TMS	46	I/O	82	V <sub>CCI</sub>	118	I/O	
11	V <sub>CCI</sub>	47	I/O	83	I/O	119	I/O	
12	I/O	48	I/O	84	I/O	120	I/O	
13	I/O	49	I/O	85	I/O	121	I/O	
14	I/O	50	I/O	86	I/O	122	V <sub>CCA</sub>	
15	I/O	51	I/O	87	TDO, I/O	123	GND	
16	I/O	52	V <sub>CCI</sub>	88	I/O	124	V <sub>CCI</sub>	
17	I/O	53	I/O	89	GND	125	I/O	
18	I/O	54	I/O	90	I/O	126	I/O	
19	I/O	55	I/O	91	I/O	127	I/O	
20	I/O	56	I/O	92	I/O	128	I/O	
21	GND	57	I/O	93	I/O	129	I/O	
22	V <sub>CCA</sub>	58	I/O	94	I/O	130	I/O	
23	GND	59	I/O	95	I/O	131	I/O	
24	I/O	60	I/O	96	I/O	132	I/O	
25	TRST, I/O	61	I/O	97	I/O	133	GND	
26	I/O	62	I/O	98	V <sub>CCA</sub>	134	I/O	
27	I/O	63	I/O	99	V <sub>CCI</sub>	135	I/O	
28	I/O	64	PRB, I/O	100	I/O	136	I/O	
29	I/O	65	GND	101	I/O	137	I/O	
30	I/O	66	V <sub>CCA</sub>	102	I/O	138	I/O	
31	I/O	67	NC	103	I/O	139	I/O	
32	V <sub>CCI</sub>	68	I/O	104	I/O	140	V <sub>CCI</sub>	
33	V <sub>CCA</sub>	69	HCLK	105	I/O	141	I/O	
34	I/O	70	I/O	106	I/O	142	I/O	
35	I/O	71	I/O	107	I/O	143	I/O	
36	I/O	72	I/O	108	GND	144	I/O	



176-P	in TQFP
Pin Number	A54SX32A Function
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	CLKA
153	CLKB
154	NC
155	GND
156	V <sub>CCA</sub>
157	PRA, I/O
158	I/O
159	I/O
160	I/O
161	I/O
162	I/O
163	I/O
164	I/O
165	I/O
166	I/O
167	I/O
168	I/O
169	V <sub>CCI</sub>
170	I/O
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	TCK, I/O

	256-Pi	n FBGA		256-Pin FBGA							
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function				
A1	GND	GND	GND	C6	I/O	I/O	I/O				
A2	TCK, I/O	TCK, I/O	TCK, I/O	C7	I/O	I/O	I/O				
A3	I/O	I/O	I/O	C8	I/O	I/O	I/O				
A4	I/O	I/O	I/O	С9	CLKA	CLKA	CLKA				
A5	I/O	I/O	I/O	C10	I/O	I/O	I/O				
A6	I/O	I/O	I/O	C11	I/O	I/O	I/O				
A7	I/O	I/O	I/O	C12	I/O	I/O	I/O				
A8	I/O	I/O	I/O	C13	I/O	I/O	I/O				
A9	CLKB	CLKB	CLKB	C14	I/O	I/O	I/O				
A10	I/O	I/O	I/O	C15	I/O	I/O	I/O				
A11	I/O	I/O	I/O	C16	I/O	I/O	I/O				
A12	NC	I/O	I/O	D1	I/O	I/O	I/O				
A13	I/O	I/O	I/O	D2	I/O	I/O	I/O				
A14	I/O	I/O	I/O	D3	I/O	I/O	I/O				
A15	GND	GND	GND	D4	I/O	I/O	I/O				
A16	GND	GND	GND	D5	I/O	I/O	I/O				
B1	I/O	I/O	I/O	D6	I/O	I/O	I/O				
B2	GND	GND	GND	D7	I/O	I/O	I/O				
B3	I/O	I/O	I/O	D8	PRA, I/O	PRA, I/O	PRA, I/O				
B4	I/O	I/O	I/O	D9	I/O	I/O	QCLKD				
B5	I/O	I/O	I/O	D10	I/O	I/O	I/O				
B6	NC	I/O	I/O	D11	NC	I/O	I/O				
B7	I/O	I/O	I/O	D12	I/O	I/O	I/O				
B8	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	D13	I/O	I/O	I/O				
B9	I/O	I/O	I/O	D14	I/O	I/O	I/O				
B10	I/O	I/O	I/O	D15	I/O	I/O	I/O				
B11	NC	I/O	I/O	D16	I/O	I/O	I/O				
B12	I/O	I/O	I/O	E1	I/O	I/O	I/O				
B13	I/O	I/O	I/O	E2	I/O	I/O	I/O				
B14	I/O	I/O	I/O	E3	I/O	I/O	I/O				
B15	GND	GND	GND	E4	I/O	I/O	I/O				
B16	I/O	I/O	I/O	E5	I/O	I/O	I/O				
C1	I/O	I/O	I/O	E6	I/O	I/O	I/O				
C2	TDI, I/O	TDI, I/O	TDI, I/O	E7	I/O	I/O	QCLKC				
C3	GND	GND	GND	E8	I/O	I/O	I/O				
C4	I/O	I/O	I/O	E9	I/O	I/O	I/O				
C5	NC	I/O	I/O	E10	I/O	I/O	Ι/O				

	484-Pin FBG	A
Pin Number	A54SX32A Function	A54SX72A Function
AD18	I/O	I/O
AD19	I/O	I/O
AD20	I/O	I/O
AD21	I/O	I/O
AD22	I/O	I/O
AD23	V <sub>CCI</sub>	V <sub>CCI</sub>
AD24	NC*	I/O
AD25	NC*	I/O
AD26	NC*	I/O
AE1	NC*	NC
AE2	I/O	I/O
AE3	NC*	I/O
AE4	NC*	I/O
AE5	NC*	I/O
AE6	NC*	I/O
AE7	I/O	I/O
AE8	I/O	I/O
AE9	I/O	I/O
AE10	I/O	I/O
AE11	NC*	I/O
AE12	I/O	I/O
AE13	I/O	I/O
AE14	I/O	I/O
AE15	NC*	I/O
AE16	NC*	I/O
AE17	I/O	I/O
AE18	I/O	I/O
AE19	I/O	I/O
AE20	I/O	I/O
AE21	NC*	I/O
AE22	NC*	I/O
AE23	NC*	I/O
AE24	NC*	I/O
AE25	NC*	NC
AE26	NC*	NC

	484-Pin FBG	A		
Pin Number	A54SX32A Function	A54SX72A Function		
AF1	NC*	NC		
AF2	NC*	NC		
AF3	NC	I/O		
AF4	NC*	I/O		
AF5	NC*	I/O		
AF6	NC*	I/O		
AF7	I/O	I/O		
AF8	I/O	I/O		
AF9	I/O	I/O		
AF10	I/O	I/O		
AF11	NC*	I/O		
AF12	NC*	NC		
AF13	HCLK	HCLK		
AF14	I/O	QCLKB		
AF15	NC*	I/O		
AF16	NC*	I/O		
AF17	I/O	I/O		
AF18	I/O	I/O		
AF19	I/O	I/O		
AF20	NC*	I/O		
AF21	NC*	I/O		
AF22	NC*	I/O		
AF23	NC*	I/O		
AF24	NC*	I/O		
AF25	NC*	NC		
AF26	NC*	NC		
B1	NC*	NC		
B2	NC*	NC		
B3	NC*	I/O		
B4	NC*	I/O		
B5	NC*	I/O		
B6	I/O	I/O		
B7	I/O	I/O		
B8	I/O	I/O		
B9	I/O	I/O		

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
B10	I/O	I/O	
B11	NC*	I/O	
B12	NC*	I/O	
B13	V <sub>CCI</sub>	V <sub>CCI</sub>	
B14	CLKA	CLKA	
B15	NC*	I/O	
B16	NC*	I/O	
B17	I/O	I/O	
B18	V <sub>CCI</sub>	V <sub>CCI</sub>	
B19	I/O	I/O	
B20	I/O	I/O	
B21	NC*	I/O	
B22	NC*	I/O	
B23	NC*	I/O	
B24	NC*	I/O	
B25	I/O	I/O	
B26	NC*	NC	
C1	NC*	I/O	
C2	NC*	I/O	
C3	NC*	I/O	
C4	NC*	I/O	
C5	I/O	I/O	
C6	V <sub>CCI</sub>	V <sub>CCI</sub>	
С7	I/O	I/O	
C8	I/O	I/O	
С9	V <sub>CCI</sub>	V <sub>CCI</sub>	
C10	I/O	ΙΟ	
C11	I/O	ΙΟ	
C12	I/O	ΙΟ	
C13	PRA, I/O	PRA, I/O	
C14	I/O	ΙΟ	
C15	I/O	QCLKD	
C16	I/O	ΙΟ	
C17	I/O	ΙΟ	
C18	I/O	ΙΟ	

Note: \*These pins must be left floating on the A54SX32A device.

Previous Version	Changes in Current Version (v5.3)	Page
v4.0	Table 2-12 was updated.	2-11
(continued)	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The ""Clock Resources" section" was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23