



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**


Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1pqqg208i">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1pqqg208i</a>

Table 2-8 • AC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \leq 1.4$ <sup>1</sup>	-44	-	mA
		$1.4 \leq V_{OUT} < 2.4$ <sup>1, 2</sup>	(-44 + ( $V_{OUT} - 1.4$ )/0.024)	-	mA
		$3.1 < V_{OUT} < V_{CCI}$ <sup>1, 3</sup>	-	EQ 2-1 on page 2-5	-
	(Test Point)	$V_{OUT} = 3.1$ <sup>3</sup>	-	-142	mA
$I_{OL(AC)}$	Switching Current Low	$V_{OUT} \geq 2.2$ <sup>1</sup>	95	-	mA
		$2.2 > V_{OUT} > 0.55$ <sup>1</sup>	( $V_{OUT}/0.023$ )	-	mA
		$0.71 > V_{OUT} > 0$ <sup>1, 3</sup>	-	EQ 2-2 on page 2-5	-
	(Test Point)	$V_{OUT} = 0.71$ <sup>3</sup>	-	206	mA
$I_{CL}$	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + ( $V_{IN} + 1$ )/0.015	-	mA
$slew_R$	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
$slew_F$	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

**Notes:**

1. Refer to the  $V/I$  curves in Figure 2-1 on page 2-5. Switching current characteristics for  $REQ\#$  and  $GNT\#$  are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to  $CLK$  and  $RST\#$ , which are system outputs. "Switching Current High" specifications are not relevant to  $SERR\#$ ,  $INTA\#$ ,  $INTB\#$ ,  $INTC\#$ , and  $INTD\#$ , which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

$$\theta_{CS} = 0.37^{\circ}\text{C}/\text{W}$$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

$$\theta_{SA} = \text{thermal resistance of the heat sink in } ^{\circ}\text{C}/\text{W}$$

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}\text{C}/\text{W} - 3.20^{\circ}\text{C}/\text{W} - 0.37^{\circ}\text{C}/\text{W}$$

$$\theta_{SA} = 9.76^{\circ}\text{C}/\text{W}$$

A heat sink with a thermal resistance of  $9.76^{\circ}\text{C}/\text{W}$  or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

## Output Buffer Delays




Figure 2-4 • Output Buffer Delays

## AC Test Loads




Figure 2-5 • AC Test Loads

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

Table 2-19 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>3.3 V PCI Output Module Timing<sup>1</sup></b>								
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.4	2.9	4.0	ns		
$t_{DHL}$	Data-to-Pad High to Low	2.3	2.6	3.1	4.3	ns		
$t_{ENZL}$	Enable-to-Pad, Z to L	1.7	1.9	2.2	3.1	ns		
$t_{ENZH}$	Enable-to-Pad, Z to H	2.2	2.4	2.9	4.0	ns		
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.8	3.2	3.8	5.3	ns		
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.3	2.6	3.1	4.3	ns		
$d_{TLH}^2$	Delta Low to High	0.03	0.03	0.04	0.045	ns/pF		
$d_{THL}^2$	Delta High to Low	0.015	0.015	0.015	0.025	ns/pF		
<b>3.3 V LVTTL Output Module Timing<sup>3</sup></b>								
$t_{DLH}$	Data-to-Pad Low to High	3.0	3.4	4.0	5.6	ns		
$t_{DHL}$	Data-to-Pad High to Low	3.0	3.3	3.9	5.5	ns		
$t_{DHLS}$	Data-to-Pad High to Low—low slew	10.4	11.8	13.8	19.3	ns		
$t_{ENZL}$	Enable-to-Pad, Z to L	2.6	2.9	3.4	4.8	ns		
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	18.9	21.3	25.4	34.9	ns		
$t_{ENZH}$	Enable-to-Pad, Z to H	3	3.4	4	5.6	ns		
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.3	3.7	4.4	6.2	ns		
$t_{ENHZ}$	Enable-to-Pad, H to Z	3	3.3	3.9	5.5	ns		
$d_{TLH}^2$	Delta Low to High	0.03	0.03	0.04	0.045	ns/pF		
$d_{THL}^2$	Delta High to Low	0.015	0.015	0.015	0.025	ns/pF		
$d_{THLS}^2$	Delta High to Low—low slew	0.053	0.067	0.073	0.107	ns/pF		

**Notes:**

1. Delays based on 10 pF loading and 25  $\Omega$  resistance.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[|LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[|LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-20 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>1</sup></b>									
$t_{DLH}$	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.6	5.9	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.5	1.7	2.0	2.2	2.8	3.2	3.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.5	3.9	4.6	5.0	5.9	6.4	7.0	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$d_{TLH}^2$	Delta Low to High	0.016	0.02	0.022	0.025	0.032	0.035	0.042	ns/pF
$d_{THL}^2$	Delta High to Low	0.03	0.032	0.04	0.045	0.052	0.055	0.062	ns/pF
<b>5 V TTL Output Module Timing<sup>3</sup></b>									
$t_{DLH}$	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
$t_{DHL}$	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	7.6	8.6	10.1	11.0	14.2	15.4	17.0	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.7	3.2	3.5	4.5	4.8	5.2	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	8.4	9.5	11.0	12.0	15.4	16.5	18.0	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.5	4.8	5.2	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	4.2	4.7	5.6	6.0	7.8	8.2	8.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.9	6.2	6.8	ns
$d_{TLH}$	Delta Low to High	0.017	0.017	0.023	0.023	0.031	0.031	0.035	ns/pF
$d_{THL}$	Delta High to Low	0.029	0.031	0.037	0.037	0.051	0.051	0.055	ns/pF
$d_{THLS}$	Delta High to Low—low slew	0.046	0.057	0.066	0.070	0.089	0.092	0.100	ns/pF

**Notes:**

1. Delays based on 50 pF loading.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-23 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.3	1.5	2.2	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{HCKSW}$	Maximum Skew	0.3	0.3	0.4	0.4	0.6	ns
$t_{HP}$	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
$f_{HMAX}$	Maximum Frequency	357	294	263	227	167	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.5	2.1	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.4	1.7	2.3	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.7	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-25 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>2.5 V LVC MOS Output Module Timing<sup>2, 3</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	3.4	3.9	4.5	5.2	7.3	ns
$t_{DHL}$	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	11.6	13.4	15.2	17.9	25.0	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.8	3.2	3.7	5.2	ns
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	11.8	13.7	15.5	18.2	25.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.4	3.9	4.5	5.2	7.3	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.1	2.5	2.8	3.3	4.7	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
$d_{TLH}^4$	Delta Low to High	0.031	0.037	0.043	0.051	0.071	ns/pF
$d_{THL}^4$	Delta High to Low	0.017	0.017	0.023	0.023	0.037	ns/pF
$d_{THLS}^4$	Delta High to Low—low slew	0.057	0.06	0.071	0.086	0.117	ns/pF

**Note:**

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-26 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.0	2.3	2.6	3.1	4.3	ns
$t_{DHL}$	Data-to-Pad High to Low	2.2	2.5	2.8	3.3	4.6	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.0	2.3	2.6	3.1	4.3	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.2	2.5	2.8	3.3	4.6	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.8	3.2	3.6	4.3	6.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.7	3.1	3.5	4.1	5.7	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	9.5	10.9	12.4	14.6	20.4	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.8	3.2	3.6	4.3	6.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.7	3.1	3.5	4.1	5.7	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>C-Cell Propagation Delays<sup>2</sup></b>							
$t_{PD}$	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns
<b>Predicted Routing Delays<sup>3</sup></b>							
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.6	ns
$t_{RD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.6	ns
$t_{RD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
$t_{RD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
$t_{RD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
$t_{RD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	2.5	ns
$t_{RD12}$	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns
<b>R-Cell Timing</b>							
$t_{RCO}$	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns
$t_{WASYN}$	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns
$t_{HASYN}$	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns
$t_{MPW}$	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns
<b>Input Module Propagation Delays</b>							
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-39 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>2.5 V LVC MOS Output Module Timing<sup>2, 3</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	3.9	4.5	5.1	6.0	8.4	ns
$t_{DHL}$	Data-to-Pad High to Low	3.1	3.6	4.1	4.8	6.7	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	12.7	14.6	16.5	19.4	27.2	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.4	2.8	3.2	3.7	5.2	ns
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	11.8	13.7	15.5	18.2	25.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.9	4.5	5.1	6.0	8.4	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.1	2.5	2.8	3.3	4.7	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.1	3.6	4.1	4.8	6.7	ns
$d_{TLH}^4$	Delta Low to High	0.031	0.037	0.043	0.051	0.071	ns/pF
$d_{THL}^4$	Delta High to Low	0.017	0.017	0.023	0.023	0.037	ns/pF
$d_{THLS}^4$	Delta High to Low—low slew	0.057	0.06	0.071	0.086	0.117	ns/pF


**Note:**

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

## 144-Pin TQFP

---



---

Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
A1	GND
A2	GND
A3	V <sub>CCI</sub>
A4	NC
A5	I/O
A6	I/O
A7	V <sub>CCI</sub>
A8	NC
A9	I/O
A10	I/O
A11	I/O
A12	I/O
A13	CLKB
A14	I/O
A15	I/O
A16	I/O
A17	I/O
A18	I/O
A19	I/O
A20	I/O
A21	NC
A22	V <sub>CCI</sub>
A23	GND
AA1	V <sub>CCI</sub>
AA2	I/O
AA3	GND
AA4	I/O
AA5	I/O
AA6	I/O
AA7	I/O
AA8	I/O
AA9	I/O
AA10	I/O
AA11	I/O
AA12	I/O
AA13	I/O
AA14	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
AA15	I/O
AA16	I/O
AA17	I/O
AA18	I/O
AA19	I/O
AA20	TDO, I/O
AA21	V <sub>CCI</sub>
AA22	I/O
AA23	V <sub>CCI</sub>
AB1	I/O
AB2	GND
AB3	I/O
AB4	I/O
AB5	I/O
AB6	I/O
AB7	I/O
AB8	I/O
AB9	I/O
AB10	I/O
AB11	PRB, I/O
AB12	I/O
AB13	HCLK
AB14	I/O
AB15	I/O
AB16	I/O
AB17	I/O
AB18	I/O
AB19	I/O
AB20	I/O
AB21	I/O
AB22	GND
AB23	I/O
AC1	GND
AC2	V <sub>CCI</sub>
AC3	NC
AC4	I/O
AC5	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
AC6	I/O
AC7	I/O
AC8	I/O
AC9	V <sub>CCI</sub>
AC10	I/O
AC11	I/O
AC12	I/O
AC13	I/O
AC14	I/O
AC15	NC
AC16	I/O
AC17	I/O
AC18	I/O
AC19	I/O
AC20	I/O
AC21	NC
AC22	V <sub>CCI</sub>
AC23	GND
B1	V <sub>CCI</sub>
B2	GND
B3	I/O
B4	I/O
B5	I/O
B6	I/O
B7	I/O
B8	I/O
B9	I/O
B10	I/O
B11	I/O
B12	PRA, I/O
B13	CLKA
B14	I/O
B15	I/O
B16	I/O
B17	I/O
B18	I/O
B19	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
B20	I/O
B21	I/O
B22	GND
B23	V <sub>CCI</sub>
C1	NC
C2	TDI, I/O
C3	GND
C4	I/O
C5	I/O
C6	I/O
C7	I/O
C8	I/O
C9	I/O
C10	I/O
C11	I/O
C12	I/O
C13	I/O
C14	I/O
C15	I/O
C16	I/O
C17	I/O
C18	I/O
C19	I/O
C20	I/O
C21	V <sub>CCI</sub>
C22	GND
C23	NC
D1	I/O
D2	I/O
D3	I/O
D4	TCK, I/O
D5	I/O
D6	I/O
D7	I/O
D8	I/O
D9	I/O
D10	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
D11	V <sub>CCA</sub>
D12	NC
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V <sub>CCI</sub>
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V <sub>CCA</sub>
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	NC
L10	GND
L11	GND
L12	GND
L13	GND


329-Pin PBGA	
Pin Number	A54SX32A Function
L14	GND
L20	NC
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V <sub>CCA</sub>
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V <sub>CCA</sub>
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	TRST, I/O
N3	I/O
N4	I/O
N10	GND
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V <sub>CCA</sub>
U4	I/O
U20	I/O
U21	V <sub>CCA</sub>
U22	I/O
U23	I/O
V1	V <sub>CCI</sub>
V2	I/O
V3	I/O
V4	I/O
V20	I/O
V21	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
V22	I/O
V23	I/O
W1	I/O
W2	I/O
W3	I/O
W4	I/O
W20	I/O
W21	I/O
W22	I/O
W23	NC
Y1	NC
Y2	I/O
Y3	I/O
Y4	GND
Y5	I/O
Y6	I/O
Y7	I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O
Y12	V <sub>CCA</sub>
Y13	NC
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O

## 484-Pin FBGA

---



---

Figure 3-8 • 484-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.



<b>Previous Version</b>	<b>Changes in Current Version (v5.3)</b>	<b>Page</b>
v4.0 (continued)	Table 2-12 was updated.	2-11
	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The "Clock Resources" section was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



[www.actel.com](http://www.actel.com)

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA  
**Phone** 650.318.4200  
**Fax** 650.318.4600

**Actel Europe Ltd.**

River Court, Meadows Business Park  
Station Approach, Blackwater  
Camberley, Surrey GU17 9AB  
United Kingdom  
**Phone** +44 (0) 1276 609 300  
**Fax** +44 (0) 1276 607 540

**Actel Japan**

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan  
**Phone** +81.03.3445.7671  
**Fax** +81.03.3445.7668  
[www.jp.actel.com](http://www.jp.actel.com)

**Actel Hong Kong**

Suite 2114, Two Pacific Place  
88 Queensway, Admiralty  
Hong Kong  
**Phone** +852 2185 6460  
**Fax** +852 2185 6488  
[www.actel.com.cn](http://www.actel.com.cn)