



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1pqq208m">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1pqq208m</a>

# General Description


## Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on  $0.22\text{ }\mu\text{m} / 0.25\text{ }\mu\text{m}$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

## SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuses interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

## SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a  $70\ \Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\ \Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

## Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the *Libero IDE* flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

# Detailed Specifications

## Operating Conditions

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
$V_{CCI}$	DC Supply Voltage for I/Os	-0.3 to +6.0	V
$V_{CCA}$	DC Supply Voltage for Arrays	-0.3 to +3.0	V
$V_I$	Input Voltage	-0.5 to +5.75	V
$V_O$	Output Voltage	-0.5 to + $V_{CCI}$ + 0.5	V
$T_{STG}$	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	°C
2.5 V Power Supply Range ( $V_{CCA}$ and $V_{CCI}$ )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range ( $V_{CCI}$ )	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range ( $V_{CCI}$ )	4.75 to 5.25	4.75 to 5.25	V

## Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with  $V_{CCA} = 2.5$  V

Product	$V_{CCI} = 2.5$ V	$V_{CCI} = 3.3$ V	$V_{CCI} = 5$ V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

Table 2-4 • Supply Voltages

$V_{CCA}$	$V_{CCI}^*$	Maximum Input Tolerance	Maximum Output Drive
2.5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

**Note:** \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

## Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
$V_{OH}$	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -1 \text{ mA}$ )	0.9 $V_{CCI}$	0.9 $V_{CCI}$		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -8 \text{ mA}$ )	2.4	2.4		V	
$V_{OL}$	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 1 \text{ mA}$ )	0.4	0.4		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 12 \text{ mA}$ )	0.4	0.4		V	
$V_{IL}$	Input Low Voltage		0.8	0.8		V	
$V_{IH}$	Input High Voltage		2.0	5.75	2.0	5.75	V
$I_{IL}/I_{IH}$	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	$\mu\text{A}$
$I_{OZ}$	Tristate Output Leakage Current		-10	10	-10	10	$\mu\text{A}$
$t_R, t_F$	Input Transition Time $t_R, t_F$		10	10		ns	
$C_{IO}$	I/O Capacitance		10	10		pF	
$I_{CC}$	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

Note: \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
$V_{OH}$	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -100 \mu\text{A}$ )	2.1	2.1		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -1 \text{ mA}$ )	2.0	2.0		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -2 \text{ mA}$ )	1.7	1.7		V	
$V_{OL}$	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 100 \mu\text{A}$ )	0.2	0.2		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 1 \text{ mA}$ )	0.4	0.4		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 2 \text{ mA}$ )	0.7	0.7		V	
$V_{IL}$	Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$		-0.3	0.7	-0.3	0.7	V
$V_{IH}$	Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$		1.7	5.75	1.7	5.75	V
$I_{IL}/I_{IH}$	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	$\mu\text{A}$
$I_{OZ}$	Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$		-10	10	-10	10	$\mu\text{A}$
$t_R, t_F$	Input Transition Time $t_R, t_F$		10	10		ns	
$C_{IO}$	I/O Capacitance		10	10		pF	
$I_{CC}$	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						


Note: \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-8 • AC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \leq 1.4$ <sup>1</sup>	-44	-	mA
		$1.4 \leq V_{OUT} < 2.4$ <sup>1, 2</sup>	(-44 + ( $V_{OUT} - 1.4$ )/0.024)	-	mA
		$3.1 < V_{OUT} < V_{CCI}$ <sup>1, 3</sup>	-	EQ 2-1 on page 2-5	-
	(Test Point)	$V_{OUT} = 3.1$ <sup>3</sup>	-	-142	mA
$I_{OL(AC)}$	Switching Current Low	$V_{OUT} \geq 2.2$ <sup>1</sup>	95	-	mA
		$2.2 > V_{OUT} > 0.55$ <sup>1</sup>	( $V_{OUT}/0.023$ )	-	mA
		$0.71 > V_{OUT} > 0$ <sup>1, 3</sup>	-	EQ 2-2 on page 2-5	-
	(Test Point)	$V_{OUT} = 0.71$ <sup>3</sup>	-	206	mA
$I_{CL}$	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + ( $V_{IN} + 1$ )/0.015	-	mA
$slew_R$	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
$slew_F$	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

**Notes:**

1. Refer to the  $V/I$  curves in Figure 2-1 on page 2-5. Switching current characteristics for  $REQ\#$  and  $GNT\#$  are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to  $CLK$  and  $RST\#$ , which are system outputs. "Switching Current High" specifications are not relevant to  $SERR\#$ ,  $INTA\#$ ,  $INTB\#$ ,  $INTC\#$ , and  $INTD\#$ , which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



## Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.9	1.1	1.2	1.7	ns				
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.4	0.4	0.5	0.5	0.6	0.6	ns
$t_{RD3}$	FO = 1 Routing Delay	0.3	0.4	0.5	0.6	0.6	0.7	0.8	0.9	ns
$t_{RD4}$	FO = 2 Routing Delay	0.5	0.5	0.6	0.6	0.7	0.7	0.8	0.8	ns
$t_{RD8}$	FO = 3 Routing Delay	0.6	0.7	0.8	0.8	0.9	0.9	1.1	1.1	ns
$t_{RD12}$	FO = 4 Routing Delay	0.8	0.9	1	1	1.1	1.2	1.4	1.4	ns
$t_{RD16}$	FO = 8 Routing Delay	1.4	1.5	1.8	1.8	2.0	2.0	2.5	2.5	ns
$t_{RD32}$	FO = 12 Routing Delay	2	2.2	2.6	2.6	2.8	2.8	3.6	3.6	ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.7	0.8	0.9	0.9	1.0	1.0	1.3	1.3	ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.6	0.6	0.8	0.8	1.0	1.0	1.0	1.0	ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4	1.5	1.8	1.8	2.5	2.5	2.5	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.4	0.4	0.5	0.5	0.7	0.7	0.7	0.7	ns
$t_{HASYN}$	Asynchronous Hold Time	0.3	0.3	0.4	0.4	0.6	0.6	0.6	0.6	ns
$t_{MPW}$	Clock Pulse Width	1.6	1.8	2.1	2.1	2.9	2.9	2.9	2.9	ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.8	0.9	1.0	1.0	1.4	1.4	1.4	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.0	1.2	1.4	1.4	1.9	1.9	1.9	1.9	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.6	0.6	0.7	0.7	1.0	1.0	1.0	1.0	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	0.9	1.3	1.3	1.3	1.3	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LVTTL	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LVTTL	1.0	1.1	1.3	1.3	1.8	1.8	1.8	1.8	ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-18 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>		<b>-F Speed</b>		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>2.5 V LVCMOS Output Module Timing<sup>1,2</sup></b>										
$t_{DLH}$	Data-to-Pad Low to High	3.9	4.4	5.2	7.2	ns				
$t_{DHL}$	Data-to-Pad High to Low	3.0	3.4	3.9	5.5	ns				
$t_{DHLS}$	Data-to-Pad High to Low—low slew	13.3	15.1	17.7	24.8	ns				
$t_{ENZL}$	Enable-to-Pad, Z to L	2.8	3.2	3.7	5.2	ns				
$t_{ENZLS}$	Data-to-Pad, Z to L—low slew	13.7	15.5	18.2	25.5	ns				
$t_{ENZH}$	Enable-to-Pad, Z to H	3.9	4.4	5.2	7.2	ns				
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.3	4.7	ns				
$t_{ENHZ}$	Enable-to-Pad, H to Z	3.0	3.4	3.9	5.5	ns				
$d_{TLH}^3$	Delta Low to High	0.037	0.043	0.051	0.071	ns/pF				
$d_{THL}^3$	Delta High to Low	0.017	0.023	0.023	0.037	ns/pF				
$d_{THLS}^3$	Delta High to Low—low slew	0.06	0.071	0.086	0.117	ns/pF				

**Note:**

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-24 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.2	1.5	2.2	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{HCKSW}$	Maximum Skew	0.3	0.3	0.4	0.4	0.7	ns
$t_{HP}$	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
$f_{HMAX}$	Maximum Frequency	357	294	263	227	167	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.6	2.2	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-27 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.2	2.5	2.8	3.3	4.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.7	7.7	8.7	10.2	14.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-29 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.0	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-30 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.5	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.3	2.7	3.1	3.6	5	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.4	2.8	3.2	3.7	5.2	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.8	3.1	3.7	5.1	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-37 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>										
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.6		1.9		2.1		2.5		3.8 ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5	3.8 ns
$t_{HPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2 ns
$t_{HPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2 ns
$t_{HCKSW}$	Maximum Skew		1.4		1.6		1.8		2.1	3.3 ns
$t_{HP}$	Minimum Period	3.0		3.4		4.0		4.6		6.4 ns
$f_{HMAX}$	Maximum Frequency		333		294		250		217	156 MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2		2.6		2.9		3.4		4.8 ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3	6.0 ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4		2.8		3.2		3.7		5.2 ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5	6.2 ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.6		3.0		3.4		4.0		5.6 ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8	6.7 ns
$t_{RPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2 ns
$t_{RPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2 ns
$t_{RCKSW}$	Maximum Skew (Light Load)		1.9		2.2		2.5		3	4.1 ns
$t_{RCKSW}$	Maximum Skew (50% Load)	1.9		2.1		2.4		2.8		3.9 ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.9		2.1		2.4		2.8		3.9 ns
<b>Quadrant Array Clock Networks</b>										
$t_{QCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.3		1.5		1.7		1.9		2.7 ns
$t_{QCHKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2	2.8 ns
$t_{QCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.5		1.7		1.9		2.2		3.1 ns
$t_{QCHKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.5		1.8		2		2.3		3.2 ns

**Note:** \*All -3 speed grades have been discontinued.

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
71	I/O	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O
73	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA
75	NC	I/O	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND	GND
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
79	GND	GND	GND	GND
80	NC	NC	NC	NC
81	I/O	I/O	I/O	I/O
82	HCLK	HCLK	HCLK	HCLK
83	I/O	I/O	I/O	V <sub>CCI</sub>
84	I/O	I/O	I/O	QCLKB
85	NC	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O
88	NC	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O
91	NC	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O
95	I/O	I/O	I/O	I/O
96	I/O	I/O	I/O	I/O
97	NC	I/O	I/O	I/O
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
99	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	I/O	I/O	I/O
105	GND	GND	GND	GND

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
106	NC	I/O	I/O	I/O
107	I/O	I/O	I/O	I/O
108	NC	I/O	I/O	I/O
109	I/O	I/O	I/O	I/O
110	I/O	I/O	I/O	I/O
111	I/O	I/O	I/O	I/O
112	I/O	I/O	I/O	I/O
113	I/O	I/O	I/O	I/O
114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
116	NC	I/O	I/O	GND
117	I/O	I/O	I/O	V <sub>CCA</sub>
118	I/O	I/O	I/O	I/O
119	NC	I/O	I/O	I/O
120	I/O	I/O	I/O	I/O
121	I/O	I/O	I/O	I/O
122	NC	I/O	I/O	I/O
123	I/O	I/O	I/O	I/O
124	I/O	I/O	I/O	I/O
125	NC	I/O	I/O	I/O
126	I/O	I/O	I/O	I/O
127	I/O	I/O	I/O	I/O
128	I/O	I/O	I/O	I/O
129	GND	GND	GND	GND
130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
131	GND	GND	GND	GND
132	NC	NC	NC	I/O
133	I/O	I/O	I/O	I/O
134	I/O	I/O	I/O	I/O
135	NC	I/O	I/O	I/O
136	I/O	I/O	I/O	I/O
137	I/O	I/O	I/O	I/O
138	NC	I/O	I/O	I/O
139	I/O	I/O	I/O	I/O
140	I/O	I/O	I/O	I/O

<b>176-Pin TQFP</b>	
<b>Pin Number</b>	<b>A54SX32A Function</b>
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	CLKA
153	CLKB
154	NC
155	GND
156	V <sub>CCA</sub>
157	PRA, I/O
158	I/O
159	I/O
160	I/O
161	I/O
162	I/O
163	I/O
164	I/O
165	I/O
166	I/O
167	I/O
168	I/O
169	V <sub>CCI</sub>
170	I/O
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	TCK, I/O

144-Pin FBGA			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
G1	I/O	I/O	I/O
G2	GND	GND	GND
G3	I/O	I/O	I/O
G4	I/O	I/O	I/O
G5	GND	GND	GND
G6	GND	GND	GND
G7	GND	GND	GND
G8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
G9	I/O	I/O	I/O
G10	I/O	I/O	I/O
G11	I/O	I/O	I/O
G12	I/O	I/O	I/O
H1	TRST, I/O	TRST, I/O	TRST, I/O
H2	I/O	I/O	I/O
H3	I/O	I/O	I/O
H4	I/O	I/O	I/O
H5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
H6	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
H7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
H8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
H9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
H10	I/O	I/O	I/O
H11	I/O	I/O	I/O
H12	NC	NC	NC
J1	I/O	I/O	I/O
J2	I/O	I/O	I/O
J3	I/O	I/O	I/O
J4	I/O	I/O	I/O
J5	I/O	I/O	I/O
J6	PRB, I/O	PRB, I/O	PRB, I/O
J7	I/O	I/O	I/O
J8	I/O	I/O	I/O
J9	I/O	I/O	I/O
J10	I/O	I/O	I/O
J11	I/O	I/O	I/O
J12	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>

144-Pin FBGA			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
K1	I/O	I/O	I/O
K2	I/O	I/O	I/O
K3	I/O	I/O	I/O
K4	I/O	I/O	I/O
K5	I/O	I/O	I/O
K6	I/O	I/O	I/O
K7	GND	GND	GND
K8	I/O	I/O	I/O
K9	I/O	I/O	I/O
K10	GND	GND	GND
K11	I/O	I/O	I/O
K12	I/O	I/O	I/O
L1	GND	GND	GND
L2	I/O	I/O	I/O
L3	I/O	I/O	I/O
L4	I/O	I/O	I/O
L5	I/O	I/O	I/O
L6	I/O	I/O	I/O
L7	HCLK	HCLK	HCLK
L8	I/O	I/O	I/O
L9	I/O	I/O	I/O
L10	I/O	I/O	I/O
L11	I/O	I/O	I/O
L12	I/O	I/O	I/O
M1	I/O	I/O	I/O
M2	I/O	I/O	I/O
M3	I/O	I/O	I/O
M4	I/O	I/O	I/O
M5	I/O	I/O	I/O
M6	I/O	I/O	I/O
M7	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
M8	I/O	I/O	I/O
M9	I/O	I/O	I/O
M10	I/O	I/O	I/O
M11	TDO, I/O	TDO, I/O	TDO, I/O
M12	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
A1	GND	GND	GND
A2	TCK, I/O	TCK, I/O	TCK, I/O
A3	I/O	I/O	I/O
A4	I/O	I/O	I/O
A5	I/O	I/O	I/O
A6	I/O	I/O	I/O
A7	I/O	I/O	I/O
A8	I/O	I/O	I/O
A9	CLKB	CLKB	CLKB
A10	I/O	I/O	I/O
A11	I/O	I/O	I/O
A12	NC	I/O	I/O
A13	I/O	I/O	I/O
A14	I/O	I/O	I/O
A15	GND	GND	GND
A16	GND	GND	GND
B1	I/O	I/O	I/O
B2	GND	GND	GND
B3	I/O	I/O	I/O
B4	I/O	I/O	I/O
B5	I/O	I/O	I/O
B6	NC	I/O	I/O
B7	I/O	I/O	I/O
B8	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
B9	I/O	I/O	I/O
B10	I/O	I/O	I/O
B11	NC	I/O	I/O
B12	I/O	I/O	I/O
B13	I/O	I/O	I/O
B14	I/O	I/O	I/O
B15	GND	GND	GND
B16	I/O	I/O	I/O
C1	I/O	I/O	I/O
C2	TDI, I/O	TDI, I/O	TDI, I/O
C3	GND	GND	GND
C4	I/O	I/O	I/O
C5	NC	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
C6	I/O	I/O	I/O
C7	I/O	I/O	I/O
C8	I/O	I/O	I/O
C9	CLKA	CLKA	CLKA
C10	I/O	I/O	I/O
C11	I/O	I/O	I/O
C12	I/O	I/O	I/O
C13	I/O	I/O	I/O
C14	I/O	I/O	I/O
C15	I/O	I/O	I/O
C16	I/O	I/O	I/O
D1	I/O	I/O	I/O
D2	I/O	I/O	I/O
D3	I/O	I/O	I/O
D4	I/O	I/O	I/O
D5	I/O	I/O	I/O
D6	I/O	I/O	I/O
D7	I/O	I/O	I/O
D8	PRA, I/O	PRA, I/O	PRA, I/O
D9	I/O	I/O	QCLKD
D10	I/O	I/O	I/O
D11	NC	I/O	I/O
D12	I/O	I/O	I/O
D13	I/O	I/O	I/O
D14	I/O	I/O	I/O
D15	I/O	I/O	I/O
D16	I/O	I/O	I/O
E1	I/O	I/O	I/O
E2	I/O	I/O	I/O
E3	I/O	I/O	I/O
E4	I/O	I/O	I/O
E5	I/O	I/O	I/O
E6	I/O	I/O	I/O
E7	I/O	I/O	QCLKC
E8	I/O	I/O	I/O
E9	I/O	I/O	I/O
E10	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
K5	I/O	I/O	I/O
K6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
K7	GND	GND	GND
K8	GND	GND	GND
K9	GND	GND	GND
K10	GND	GND	GND
K11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
K12	I/O	I/O	I/O
K13	I/O	I/O	I/O
K14	I/O	I/O	I/O
K15	NC	I/O	I/O
K16	I/O	I/O	I/O
L1	I/O	I/O	I/O
L2	I/O	I/O	I/O
L3	I/O	I/O	I/O
L4	I/O	I/O	I/O
L5	I/O	I/O	I/O
L6	I/O	I/O	I/O
L7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L11	I/O	I/O	I/O
L12	I/O	I/O	I/O
L13	I/O	I/O	I/O
L14	I/O	I/O	I/O
L15	I/O	I/O	I/O
L16	NC	I/O	I/O
M1	I/O	I/O	I/O
M2	I/O	I/O	I/O
M3	I/O	I/O	I/O
M4	I/O	I/O	I/O
M5	I/O	I/O	I/O
M6	I/O	I/O	I/O
M7	I/O	I/O	QCLKA
M8	PRB, I/O	PRB, I/O	PRB, I/O
M9	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
M10	I/O	I/O	I/O
M11	I/O	I/O	I/O
M12	NC	I/O	I/O
M13	I/O	I/O	I/O
M14	NC	I/O	I/O
M15	I/O	I/O	I/O
M16	I/O	I/O	I/O
N1	I/O	I/O	I/O
N2	I/O	I/O	I/O
N3	I/O	I/O	I/O
N4	I/O	I/O	I/O
N5	I/O	I/O	I/O
N6	I/O	I/O	I/O
N7	I/O	I/O	I/O
N8	I/O	I/O	I/O
N9	I/O	I/O	I/O
N10	I/O	I/O	I/O
N11	I/O	I/O	I/O
N12	I/O	I/O	I/O
N13	I/O	I/O	I/O
N14	I/O	I/O	I/O
N15	I/O	I/O	I/O
N16	I/O	I/O	I/O
P1	I/O	I/O	I/O
P2	GND	GND	GND
P3	I/O	I/O	I/O
P4	I/O	I/O	I/O
P5	NC	I/O	I/O
P6	I/O	I/O	I/O
P7	I/O	I/O	I/O
P8	I/O	I/O	I/O
P9	I/O	I/O	I/O
P10	NC	I/O	I/O
P11	I/O	I/O	I/O
P12	I/O	I/O	I/O
P13	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
P14	I/O	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
T3	I/O	I/O
T4	I/O	I/O
T5	I/O	I/O
T10	GND	GND
T11	GND	GND
T12	GND	GND
T13	GND	GND
T14	GND	GND
T15	GND	GND
T16	GND	GND
T17	GND	GND
T22	I/O	I/O
T23	I/O	I/O
T24	I/O	I/O
T25	NC*	I/O
T26	NC*	I/O
U1	I/O	I/O
U2	V <sub>CCI</sub>	V <sub>CCI</sub>
U3	I/O	I/O
U4	I/O	I/O
U5	I/O	I/O
U10	GND	GND
U11	GND	GND
U12	GND	GND
U13	GND	GND
U14	GND	GND
U15	GND	GND
U16	GND	GND
U17	GND	GND
U22	I/O	I/O
U23	I/O	I/O
U24	I/O	I/O
U25	V <sub>CCI</sub>	V <sub>CCI</sub>
U26	I/O	I/O
V1	NC*	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
V2	NC*	I/O
V3	I/O	I/O
V4	I/O	I/O
V5	I/O	I/O
V22	V <sub>CCA</sub>	V <sub>CCA</sub>
V23	I/O	I/O
V24	I/O	I/O
V25	NC*	I/O
V26	NC*	I/O
W1	I/O	I/O
W2	I/O	I/O
W3	I/O	I/O
W4	I/O	I/O
W5	I/O	I/O
W22	I/O	I/O
W23	V <sub>CCA</sub>	V <sub>CCA</sub>
W24	I/O	I/O
W25	NC*	I/O
W26	NC*	I/O
Y1	NC*	I/O
Y2	NC*	I/O
Y3	I/O	I/O
Y4	I/O	I/O
Y5	NC*	I/O
Y22	I/O	I/O
Y23	I/O	I/O
Y24	V <sub>CCI</sub>	V <sub>CCI</sub>
Y25	I/O	I/O
Y26	I/O	I/O

**Note:** \*These pins must be left floating on the A54SX32A device.

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



[www.actel.com](http://www.actel.com)

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA  
**Phone** 650.318.4200  
**Fax** 650.318.4600

**Actel Europe Ltd.**

River Court, Meadows Business Park  
Station Approach, Blackwater  
Camberley, Surrey GU17 9AB  
United Kingdom  
**Phone** +44 (0) 1276 609 300  
**Fax** +44 (0) 1276 607 540

**Actel Japan**

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan  
**Phone** +81.03.3445.7671  
**Fax** +81.03.3445.7668  
[www.jp.actel.com](http://www.jp.actel.com)

**Actel Hong Kong**

Suite 2114, Two Pacific Place  
88 Queensway, Admiralty  
Hong Kong  
**Phone** +852 2185 6460  
**Fax** +852 2185 6488  
[www.actel.com.cn](http://www.actel.com.cn)