

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E-XF

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1tq100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22 \,\mu/0.25 \,\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of* Security in Actel Antifuse FPGAs application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V _{OUT} - 1.4)/0.024)	_	mA
		3.1 < V _{OUT} < V _{CCI} ^{1, 3}	-	EQ 2-1 on page 2-5	-
	(Test Point)	V _{OUT} = 3.1 ³	-	-142	mA
I _{OL(AC)}	Switching Current Low	$V_{OUT} \ge 2.2^{-1}$	95	-	mA
		2.2 > V _{OUT} > 0.55 ¹	(V _{OUT} /0.023)	_	mA
		0.71 > V _{OUT} > 0 ^{1, 3}	-	EQ 2-2 on page 2-5	-
	(Test Point)	V _{OUT} = 0.71 ³	-	206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015	-	mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load 4	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load 4	1	5	V/ns

Table 2-8 • AC Specifications (5 V PCI Operation)


Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.








Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

 $I_{OH} = (98.0/V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$

for 0.7 $V_{CCI} < V_{OUT} < V_{CCI}$

 $I_{OL} = (256/V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$ for 0V < V_{OUT} < 0.18 V_{CCI}

EQ 2-3

EQ 2-4



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15 $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.



Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Temperature and Voltage Derating Factors

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T_J = 70°C, V_{CCA} = 2.25 V)

		Junction Temperature (T _J)										
V _{CCA}	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C					
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14					
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07					
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99					

Table 2-15 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} = 2.25 V, T _J = 70°C)
-----------------------------------	--

		-2 S	peed	-1 S	peed	Std.	Speed	d –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Networks					1				1
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.4		0.5		0.7	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

Table 2-18 A54SX08A Timing Characteristics

		-2 S	peed	-1 S	peed	Std. S	Speed	-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
2.5 V LVCMC	DS Output Module Timing ^{1,2}	•									
t _{DLH}	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns	
t _{DHL}	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns	
t _{DHLS}	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns	
t _{ENZL}	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns	
t _{ENZLS}	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns	
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns	
t _{ENLZ}	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns	
t _{ENHZ}	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns	
d _{TLH} ³	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF	
d _{THL} ³	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF	
d _{THLS} ³	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF	

Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-21 A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial C	Conditions	V	///20// 1	[. — 70°C)
(worst-case commercial c	Lonunuons,	$V C C \Delta = Z Z J V$	v (() – 5.0 v, i	1 = 70 C

				-								
		-3 S	beed ¹	–2 S	peed	–1 Speed		Std. Speed		d –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays ²											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.4		1.5		0.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-24 A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} =4.75 V, T _J = 70°C)
-----------------------------------	---

		-3 Speed*		-2 Speed		-1 Speed		Std. Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks		1								<u>. </u>
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: **All* –3 speed grades have been discontinued.

Table 2-37 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 \text{ V}, \text{ V}_{CCI} = 3.0 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
----------------------------------	--

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std. Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Networks												
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{rcksw}	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t _{rcksw}	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t _{rcksw}	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
t _{QCHKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

Note: *All –3 speed grades have been discontinued.

Table 2-41 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _{CCI} = 4.7	5 V, T _J = 70°C)
----------------------------------	---	-----------------------------

		-3 Sp	beed ¹	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	V PCI Output Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.7		3.1		3.5		4.1		5.7	ns
t _{DHL}	Data-to-Pad High to Low		3.4		3.9		4.4		5.1		7.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.7		3.1		3.5		4.1		5.7	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.4		3.9		4.4		5.1		7.2	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴									•		
t _{DLH}	Data-to-Pad Low to High		2.4		2.8		3.1		3.7		5.1	ns
t _{DHL}	Data-to-Pad High to Low		3.1		3.5		4.0		4.7		6.6	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		7.4		8.5		9.7		11.4		15.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.4		2.8		3.1		3.7		5.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.1		3.5		4.0		4.7		6.6	ns
d _{TLH} ³	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



Package Pin Assignments

208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

	2	08-Pin PQF	P		208-Pin PQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function			
1	GND	GND	GND	GND	36	I/O	I/O	I/O	I/O			
2	TDI, I/O	TDI, I/O	tdi, I/o	TDI, I/O	37	I/O	I/O	I/O	I/O			
3	I/O	I/O	I/O	I/O	38	I/O	I/O	I/O	I/O			
4	NC	I/O	I/O	I/O	39	NC	ΙΟ	I/O	I/O			
5	I/O	I/O	I/O	I/O	40	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}			
6	NC	I/O	I/O	I/O	41	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}			
7	I/O	I/O	I/O	I/O	42	I/O	I/O	I/O	I/O			
8	I/O	I/O	I/O	I/O	43	I/O	I/O	I/O	I/O			
9	I/O	I/O	I/O	I/O	44	I/O	I/O	I/O	I/O			
10	I/O	I/O	I/O	I/O	45	I/O	I/O	I/O	I/O			
11	TMS	TMS	TMS	TMS	46	I/O	I/O	I/O	I/O			
12	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	47	I/O	I/O	I/O	I/O			
13	I/O	I/O	I/O	I/O	48	NC	I/O	I/O	I/O			
14	NC	I/O	I/O	I/O	49	I/O	I/O	I/O	I/O			
15	I/O	I/O	I/O	I/O	50	NC	I/O	I/O	I/O			
16	I/O	I/O	I/O	I/O	51	I/O	I/O	I/O	I/O			
17	NC	I/O	I/O	I/O	52	GND	GND	GND	GND			
18	I/O	I/O	I/O	GND	53	I/O	I/O	I/O	I/O			
19	I/O	I/O	I/O	V _{CCA}	54	I/O	I/O	I/O	I/O			
20	NC	I/O	I/O	I/O	55	I/O	I/O	I/O	I/O			
21	I/O	I/O	I/O	I/O	56	I/O	I/O	I/O	I/O			
22	I/O	I/O	I/O	I/O	57	I/O	I/O	I/O	I/O			
23	NC	I/O	I/O	I/O	58	I/O	I/O	I/O	I/O			
24	I/O	I/O	I/O	I/O	59	I/O	I/O	I/O	I/O			
25	NC	NC	NC	I/O	60	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}			
26	GND	GND	GND	GND	61	NC	ΙΟ	I/O	I/O			
27	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}	62	I/O	I/O	I/O	I/O			
28	GND	GND	GND	GND	63	I/O	I/O	I/O	I/O			
29	I/O	I/O	I/O	I/O	64	NC	ΙΟ	I/O	I/O			
30	TRST, I/O	TRST, I/O	TRST, I/O	TRST, I/O	65	I/O	I/O	NC	I/O			
31	NC	I/O	I/O	I/O	66	I/O	I/O	I/O	I/O			
32	I/O	I/O	I/O	I/O	67	NC	I/O	I/O	I/O			
33	I/O	I/O	I/O	I/O	68	I/O	I/O	I/O	I/O			
34	I/O	I/O	I/O	I/O	69	I/O	I/O	I/O	I/O			
35	NC	I/O	I/O	I/O	70	NC	I/O	I/O	I/O			



329-Pin PBGA		329-P	329-Pin PBGA		n PBGA	329-Pin PBGA		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
A1	GND	AA15	I/O	AC6	I/O	B20	I/O	
A2	GND	AA16	I/O	AC7	I/O	B21	I/O	
A3	V _{CCI}	AA17	I/O	AC8	I/O	B22	GND	
A4	NC	AA18	I/O	AC9	V _{CCI}	B23	V _{CCI}	
A5	I/O	AA19	I/O	AC10	I/O	C1	NC	
A6	I/O	AA20	TDO, I/O	AC11	I/O	C2	TDI, I/O	
A7	V _{CCI}	AA21	V _{CCI}	AC12	I/O	C3	GND	
A8	NC	AA22	I/O	AC13	I/O	C4	I/O	
A9	I/O	AA23	V _{CCI}	AC14	I/O	C5	I/O	
A10	I/O	AB1	I/O	AC15	NC	C6	I/O	
A11	I/O	AB2	GND	AC16	I/O	С7	I/O	
A12	I/O	AB3	I/O	AC17	I/O	С8	I/O	
A13	CLKB	AB4	I/O	AC18	I/O	С9	I/O	
A14	I/O	AB5	I/O	AC19	I/O	C10	I/O	
A15	I/O	AB6	I/O	AC20	I/O	C11	I/O	
A16	I/O	AB7	I/O	AC21	NC	C12	I/O	
A17	I/O	AB8	I/O	AC22	V _{CCI}	C13	I/O	
A18	I/O	AB9	I/O	AC23	GND	C14	I/O	
A19	I/O	AB10	I/O	B1	V _{CCI}	C15	I/O	
A20	I/O	AB11	PRB, I/O	B2	GND	C16	I/O	
A21	NC	AB12	I/O	B3	I/O	C17	I/O	
A22	V _{CCI}	AB13	HCLK	B4	I/O	C18	I/O	
A23	GND	AB14	I/O	B5	I/O	C19	I/O	
AA1	V _{CCI}	AB15	I/O	B6	I/O	C20	I/O	
AA2	I/O	AB16	I/O	B7	I/O	C21	V _{CCI}	
AA3	GND	AB17	I/O	B8	I/O	C22	GND	
AA4	I/O	AB18	I/O	B9	I/O	C23	NC	
AA5	I/O	AB19	I/O	B10	I/O	D1	I/O	
AA6	I/O	AB20	I/O	B11	I/O	D2	I/O	
AA7	I/O	AB21	I/O	B12	PRA, I/O	D3	I/O	
AA8	I/O	AB22	GND	B13	CLKA	D4	TCK, I/O	
AA9	I/O	AB23	I/O	B14	I/O	D5	I/O	
AA10	I/O	AC1	GND	B15	I/O	D6	I/O	
AA11	I/O	AC2	V _{CCI}	B16	I/O	D7	I/O	
AA12	I/O	AC3	NC	B17	I/O	D8	I/O	
AA13	I/O	AC4	I/O	B18	I/O	D9	I/O	
AA14	I/O	AC5	I/O	B19	I/O	D10	I/O	

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

	256-Pi	n FBGA		256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
A1	GND	GND	GND	C6	I/O	I/O	I/O			
A2	TCK, I/O	TCK, I/O	TCK, I/O	C7	I/O	I/O	I/O			
A3	I/O	I/O	I/O	C8	I/O	I/O	I/O			
A4	I/O	I/O	I/O	С9	CLKA	CLKA	CLKA			
A5	I/O	I/O	I/O	C10	I/O	I/O	I/O			
A6	I/O	I/O	I/O	C11	I/O	I/O	I/O			
A7	I/O	I/O	I/O	C12	I/O	I/O	I/O			
A8	I/O	I/O	I/O	C13	I/O	I/O	I/O			
A9	CLKB	CLKB	CLKB	C14	I/O	I/O	I/O			
A10	I/O	I/O	I/O	C15	I/O	I/O	I/O			
A11	I/O	I/O	I/O	C16	I/O	I/O	I/O			
A12	NC	I/O	I/O	D1	I/O	I/O	I/O			
A13	I/O	I/O	I/O	D2	I/O	I/O	I/O			
A14	I/O	I/O	I/O	D3	I/O	I/O	I/O			
A15	GND	GND	GND	D4	I/O	I/O	I/O			
A16	GND	GND	GND	D5	I/O	I/O	I/O			
B1	I/O	I/O	I/O	D6	I/O	I/O	I/O			
B2	GND	GND	GND	D7	I/O	I/O	I/O			
B3	I/O	I/O	I/O	D8	PRA, I/O	PRA, I/O	PRA, I/O			
B4	I/O	I/O	I/O	D9	I/O	I/O	QCLKD			
B5	I/O	I/O	I/O	D10	I/O	I/O	I/O			
B6	NC	I/O	I/O	D11	NC	I/O	I/O			
B7	I/O	I/O	I/O	D12	I/O	I/O	I/O			
B8	V _{CCA}	V _{CCA}	V _{CCA}	D13	I/O	I/O	I/O			
B9	I/O	I/O	I/O	D14	I/O	I/O	I/O			
B10	I/O	I/O	I/O	D15	I/O	I/O	I/O			
B11	NC	I/O	I/O	D16	I/O	I/O	I/O			
B12	I/O	I/O	I/O	E1	I/O	I/O	I/O			
B13	I/O	I/O	I/O	E2	I/O	I/O	I/O			
B14	I/O	I/O	I/O	E3	I/O	I/O	I/O			
B15	GND	GND	GND	E4	I/O	I/O	I/O			
B16	I/O	I/O	I/O	E5	I/O	I/O	I/O			
C1	I/O	I/O	I/O	E6	I/O	I/O	I/O			
C2	TDI, I/O	TDI, I/O	TDI, I/O	E7	I/O	I/O	QCLKC			
C3	GND	GND	GND	E8	I/O	I/O	I/O			
C4	I/O	I/O	I/O	E9	I/O	I/O	I/O			
C5	NC	I/O	I/O	E10	I/O	I/O	I/O			



	256-Pi	n FBGA		256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
E11	I/O	I/O	I/O	G16	I/O	I/O	I/O			
E12	I/O	I/O	I/O	H1	I/O	I/O	I/O			
E13	NC	I/O	I/O	H2	I/O	I/O	I/O			
E14	I/O	I/O	I/O	H3	V _{CCA}	V _{CCA}	V _{CCA}			
E15	I/O	I/O	I/O	H4	TRST, I/O	TRST, I/O	TRST, I/O			
E16	I/O	I/O	I/O	H5	I/O	I/O	I/O			
F1	I/O	I/O	I/O	H6	V _{CCI}	V _{CCI}	V _{CCI}			
F2	I/O	I/O	I/O	H7	GND	GND	GND			
F3	I/O	I/O	I/O	H8	GND	GND	GND			
F4	TMS	TMS	TMS	H9	GND	GND	GND			
F5	I/O	I/O	I/O	H10	GND	GND	GND			
F6	I/O	I/O	I/O	H11	V _{CCI}	V _{CCI}	V _{CCI}			
F7	V _{CCI}	V _{CCI}	V _{CCI}	H12	I/O	I/O	I/O			
F8	V _{CCI}	V _{CCI}	V _{CCI}	H13	I/O	I/O	I/O			
F9	V _{CCI}	V _{CCI}	V _{CCI}	H14	I/O	I/O	I/O			
F10	V _{CCI}	V _{CCI}	V _{CCI}	H15	I/O	I/O	I/O			
F11	I/O	I/O	I/O	H16	NC	I/O	I/O			
F12	VCCA	VCCA	VCCA	J1	NC	I/O	I/O			
F13	I/O	I/O	I/O	J2	NC	I/O	I/O			
F14	I/O	I/O	I/O	J3	NC	I/O	I/O			
F15	I/O	I/O	I/O	J4	I/O	I/O	I/O			
F16	I/O	I/O	I/O	J5	I/O	I/O	I/O			
G1	NC	I/O	I/O	J6	V _{CCI}	V _{CCI}	V _{CCI}			
G2	I/O	I/O	I/O	J7	GND	GND	GND			
G3	NC	I/O	I/O	J8	GND	GND	GND			
G4	I/O	I/O	I/O	J9	GND	GND	GND			
G5	I/O	I/O	I/O	J10	GND	GND	GND			
G6	V _{CCI}	V _{CCI}	V _{CCI}	J11	V _{CCI}	V _{CCI}	V _{CCI}			
G7	GND	GND	GND	J12	I/O	I/O	I/O			
G8	GND	GND	GND	J13	I/O	I/O	I/O			
G9	GND	GND	GND	J14	I/O	I/O	I/O			
G10	GND	GND	GND	J15	I/O	I/O	I/O			
G11	V _{CCI}	V _{CCI}	V _{CCI}	J16	I/O	I/O	I/O			
G12	I/O	I/O	I/O	K1	I/O	I/O	I/O			
G13	GND	GND	GND	К2	I/O	I/O	I/O			
G14	NC	I/O	I/O	К3	NC	I/O	I/O			
G15	V _{CCA}	V _{CCA}	V _{CCA}	К4	V _{CCA}	V _{CCA}	V _{CCA}			

484-Pin FBGA								
Pin Number	A54SX32A Function	A54SX72A Function	Nu					
K10	GND	GND						
K11	GND	GND	Ν					
K12	GND	GND	Ν					
K13	GND	GND	Ν					
K14	GND	GND	Ν					
K15	GND	GND	Ν					
K16	GND	GND	Ν					
K17	GND	GND	Ν					
K22	I/O	I/O	Ν					
K23	I/O	I/O	Ν					
K24	NC*	NC	Ν					
K25	NC*	I/O	Ν					
K26	NC*	I/O	Ν					
L1	NC*	I/O	Ν					
L2	NC*	ΙΟ						
L3	I/O	I/O						
L4	I/O	I/O						
L5	I/O	I/O						
L10	GND	GND						
L11	GND	GND	1					
L12	GND	GND	1					
L13	GND	GND	1					
L14	GND	GND	1					
L15	GND	GND	1					
L16	GND	GND	1					
L17	GND	GND	1					
L22	I/O	I/O	1					
L23	I/O	I/O	1					
L24	I/O	I/O	1					
L25	I/O	I/O	1					
L26	I/O	I/O	1					
M1	NC*	NC	1					
M2	I/O	I/O						
M3	I/O	I/O						
M4	I/O	I/O						

	484-Pin FBGA									
Pin Number	A54SX32A Function	A54SX72A Function								
M5	I/O	I/O								
M10	GND	GND								
M11	GND	GND								
M12	GND	GND								
M13	GND	GND								
M14	GND	GND								
M15	GND	GND								
M16	GND	GND								
M17	GND	GND								
M22	I/O	I/O								
M23	I/O	I/O								
M24	I/O	I/O								
M25	NC*	I/O								
M26	NC*	I/O								
N1	I/O	I/O								
N2	V _{CCI}	V _{CCI}								
N3	I/O	I/O								
N4	I/O	I/O								
N5	I/O	I/O								
N10	GND	GND								
N11	GND	GND								
N12	GND	GND								
N13	GND	GND								
N14	GND	GND								
N15	GND	GND								
N16	GND	GND								
N17	GND	GND								
N22	V _{CCA}	V _{CCA}								
N23	I/O	I/O								
N24	I/O	I/O								
N25	I/O	I/O								
N26	NC*	NC								
P1	NC*	I/O								
P2	NC*	I/O								
P3	I/O	I/O								

484-Pin FBGA									
Pin Number									
P4	I/O	I/O							
P5	V _{CCA}	V _{CCA}							
P10	GND	GND							
P11	GND	GND							
P12	GND	GND							
P13	GND	GND							
P14	GND	GND							
P15	GND	GND							
P16	GND	GND							
P17	GND	GND							
P22	I/O	ΙΟ							
P23	I/O	ΙΟ							
P24	V _{CCI}	V _{CCI}							
P25	I/O	I/O							
P26	I/O	I/O							
R1	NC*	I/O							
R2	NC*	I/O							
R3	I/O	I/O							
R4	I/O	I/O							
R5	TRST, I/O	TRST, I/O							
R10	GND	GND							
R11	GND	GND							
R12	GND	GND							
R13	GND	GND							
R14	GND	GND							
R15	GND	GND							
R16	GND	GND							
R17	GND	GND							
R22	I/O	I/O							
R23	I/O	I/O							
R24	I/O	I/O							
R25	NC*	I/O							
R26	NC*	I/O							
T1	NC*	I/O							
T2	NC*	I/O							

Note: *These pins must be left floating on the A54SX32A device.



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.