



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1tq100m">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1tq100m</a>

# General Description


## Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22  $\mu\text{m}$  / 0.25  $\mu\text{m}$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

## SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

## Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization

## Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinatorial logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA

and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD—corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices and Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • **SX-A Clock Resources**

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4




Figure 1-7 • **SX-A HCLK Clock Buffer**




Figure 1-8 • **SX-A Routed Clock Buffer**

## JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 $\mu$	0	8, 9	40B4, 42B4
		1	A, B	40B4, 42B4
A54SX16A	0.22 $\mu$	0	9	40B8, 42B8
		1	B	40B8, 42B8
	0.25 $\mu$	1	B	22B8
A54SX32A	0.2 2 $\mu$	0	9	40BD, 42BD
		1	B	40BD, 42BD
	0.25 $\mu$	1	B	22BD
A54SX72A	0.22 $\mu$	0	9	40B2, 42B2
		1	B	40B2, 42B2
	0.25 $\mu$	1	B	22B2

## Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the *Libero IDE flow* diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.


The procedure for programming an SX-A device using Silicon Sculptor is as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

## SX-A Timing Model



**Note:** \*Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

## Sample Path Calculations

### Hardwired Clock

$$\begin{aligned} \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\ &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns} \end{aligned}$$

### Routed Clock

$$\begin{aligned} \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\ &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns} \end{aligned}$$

Table 2-14 • A54SX08A Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

**Notes:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.



Table 2-17 • **A54SX08A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

Parameter	Description	–2 Speed		–1 Speed		Std. Speed		–F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Dedicated (Hardwired) Array Clock Networks										
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.3		1.5		2.3	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4		2.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.8	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Array Clock Networks										
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.3		1.5		2.1	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.6		1.8		2.1		2.9	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.1		1.5	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		1.0		1.1		1.5	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

**Table 2-21 • A54SX16A Timing Characteristics**
**(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
C-Cell Propagation Delays <sup>2</sup>												
t <sub>PD</sub>	Internal Array Module	0.9		1.0		1.2		1.4		1.9		ns
Predicted Routing Delays <sup>3</sup>												
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		0.1		ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect	0.3		0.3		0.3		0.4		0.6		ns
t <sub>RD1</sub>	FO = 1 Routing Delay	0.3		0.3		0.4		0.5		0.6		ns
t <sub>RD2</sub>	FO = 2 Routing Delay	0.4		0.5		0.5		0.6		0.8		ns
t <sub>RD3</sub>	FO = 3 Routing Delay	0.5		0.6		0.7		0.8		1.1		ns
t <sub>RD4</sub>	FO = 4 Routing Delay	0.7		0.8		0.9		1		1.4		ns
t <sub>RD8</sub>	FO = 8 Routing Delay	1.2		1.4		1.5		1.8		2.5		ns
t <sub>RD12</sub>	FO = 12 Routing Delay	1.7		2		2.2		2.6		3.6		ns
R-Cell Timing												
t <sub>RCO</sub>	Sequential Clock-to-Q	0.6		0.7		0.8		0.9		1.3		ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q	0.5		0.6		0.6		0.8		1.0		ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q	0.7		0.8		0.8		1.0		1.4		ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.3		1.5		1.6		1.9		2.7		ns
t <sub>RECASYN</sub>	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Minimum Pulse Width	1.4		1.7		1.9		2.2		3.0		ns
Input Module Propagation Delays												
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS	0.5		0.6		0.7		0.8		1.1		ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS	0.8		0.9		1.0		1.1		1.6		ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI	0.5		0.6		0.6		0.7		1.0		ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI	0.7		0.8		0.9		1.0		1.4		ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL	0.7		0.7		0.8		1.0		1.4		ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL	0.9		1.1		1.2		1.4		2.0		ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-22 • **A54SX16A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

Parameter	Description	–3 Speed*		–2 Speed		–1 Speed		Std. Speed		–F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Dedicated (Hardwired) Array Clock Networks												
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t <sub>HP</sub>	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f <sub>HMAX</sub>	Maximum Frequency		357		294		263		227		167	MHz
Routed Array Clock Networks												
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

**Note:** \*All –3 speed grades have been discontinued.

Table 2-28 • A54SX32A Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
<b>Input Module Predicted Routing Delays<sup>3</sup></b>												
$t_{IRD1}$	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-32 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	–3 Speed <sup>1</sup>		–2 Speed		–1 Speed		Std. Speed		–F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
2.5 V LVCMOS Output Module Timing <sup>2,3</sup>												
t <sub>DLH</sub>	Data-to-Pad Low to High	3.3		3.8		4.2		5.0		7.0		ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.5		2.9		3.2		3.8		5.3		ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	11.1		12.8		14.5		17.0		23.8		ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.4		2.8		3.2		3.7		5.2		ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew	11.8		13.7		15.5		18.2		25.5		ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	3.3		3.8		4.2		5.0		7.0		ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.1		2.5		2.8		3.3		4.7		ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.5		2.9		3.2		3.8		5.3		ns
d <sub>TLH</sub> <sup>4</sup>	Delta Low to High	0.031		0.037		0.043		0.051		0.071		ns/pF
d <sub>THL</sub> <sup>4</sup>	Delta High to Low	0.017		0.017		0.023		0.023		0.037		ns/pF
d <sub>THLS</sub> <sup>4</sup>	Delta High to Low—low slew	0.057		0.06		0.071		0.086		0.117		ns/pF

**Note:**

1. All –3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

**Table 2-35 • A54SX72A Timing Characteristics**
**(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
C-Cell Propagation Delays <sup>2</sup>												
t <sub>PD</sub>	Internal Array Module	1.0		1.1		1.3		1.5		2.0		ns
Predicted Routing Delays <sup>3</sup>												
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		0.1		ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect	0.3		0.3		0.3		0.4		0.6		ns
t <sub>RD1</sub>	FO = 1 Routing Delay	0.3		0.3		0.4		0.5		0.7		ns
t <sub>RD2</sub>	FO = 2 Routing Delay	0.4		0.5		0.6		0.7		1		ns
t <sub>RD3</sub>	FO = 3 Routing Delay	0.5		0.7		0.8		0.9		1.3		ns
t <sub>RD4</sub>	FO = 4 Routing Delay	0.7		0.9		1		1.1		1.5		ns
t <sub>RD8</sub>	FO = 8 Routing Delay	1.2		1.5		1.7		2.1		2.9		ns
t <sub>RD12</sub>	FO = 12 Routing Delay	1.7		2.2		2.5		3		4.2		ns
R-Cell Timing												
t <sub>RCO</sub>	Sequential Clock-to-Q	0.7		0.8		0.9		1.1		1.5		ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q	0.6		0.7		0.7		0.9		1.2		ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q	0.7		0.8		0.8		1.0		1.4		ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
t <sub>RECASYN</sub>	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
Input Module Propagation Delays												
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS	0.6		0.7		0.8		0.9		1.3		ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS	0.8		1.0		1.1		1.3		1.7		ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI	0.6		0.7		0.7		0.9		1.2		ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI	0.7		0.8		0.9		1.0		1.4		ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTTL	0.7		0.7		0.8		1.0		1.4		ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTTL	1.0		1.2		1.3		1.5		2.1		ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-40 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	–3 Speed <sup>1</sup>		–2 Speed		–1 Speed		Std. Speed		–F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
3.3 V PCI Output Module Timing <sup>2</sup>												
t <sub>DLH</sub>	Data-to-Pad Low to High	2.3		2.7		3.0		3.6		5.0		ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.5		2.9		3.2		3.8		5.3		ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	1.4		1.7		1.9		2.2		3.1		ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.3		2.7		3.0		3.6		5.0		ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.5		2.8		3.2		3.8		5.3		ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.5		2.9		3.2		3.8		5.3		ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.025		0.03		0.03		0.04		0.045		ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.015		0.015		0.015		0.015		0.025		ns/pF
3.3 V LVTTTL Output Module Timing <sup>4</sup>												
t <sub>DLH</sub>	Data-to-Pad Low to High	3.2		3.7		4.2		5.0		6.9		ns
t <sub>DHL</sub>	Data-to-Pad High to Low	3.2		3.7		4.2		4.9		6.9		ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	10.3		11.9		13.5		15.8		22.2		ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.2		2.6		2.9		3.4		4.8		ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew	15.8		18.9		21.3		25.4		34.9		ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	3.2		3.7		4.2		5.0		6.9		ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.9		3.3		3.7		4.4		6.2		ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	3.2		3.7		4.2		4.9		6.9		ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.025		0.03		0.03		0.04		0.045		ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.015		0.015		0.015		0.015		0.025		ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew	0.053		0.053		0.067		0.073		0.107		ns/pF

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HLH|HLS]})$$
where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HLH|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

## 176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.



176-Pin TQFP		176-Pin TQFP		176-Pin TQFP		176-Pin TQFP	
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function
1	GND	37	I/O	73	I/O	109	V <sub>CCA</sub>
2	TDI, I/O	38	I/O	74	I/O	110	GND
3	I/O	39	I/O	75	I/O	111	I/O
4	I/O	40	I/O	76	I/O	112	I/O
5	I/O	41	I/O	77	I/O	113	I/O
6	I/O	42	I/O	78	I/O	114	I/O
7	I/O	43	I/O	79	I/O	115	I/O
8	I/O	44	GND	80	I/O	116	I/O
9	I/O	45	I/O	81	I/O	117	I/O
10	TMS	46	I/O	82	V <sub>CCI</sub>	118	I/O
11	V <sub>CCI</sub>	47	I/O	83	I/O	119	I/O
12	I/O	48	I/O	84	I/O	120	I/O
13	I/O	49	I/O	85	I/O	121	I/O
14	I/O	50	I/O	86	I/O	122	V <sub>CCA</sub>
15	I/O	51	I/O	87	TDO, I/O	123	GND
16	I/O	52	V <sub>CCI</sub>	88	I/O	124	V <sub>CCI</sub>
17	I/O	53	I/O	89	GND	125	I/O
18	I/O	54	I/O	90	I/O	126	I/O
19	I/O	55	I/O	91	I/O	127	I/O
20	I/O	56	I/O	92	I/O	128	I/O
21	GND	57	I/O	93	I/O	129	I/O
22	V <sub>CCA</sub>	58	I/O	94	I/O	130	I/O
23	GND	59	I/O	95	I/O	131	I/O
24	I/O	60	I/O	96	I/O	132	I/O
25	TRST, I/O	61	I/O	97	I/O	133	GND
26	I/O	62	I/O	98	V <sub>CCA</sub>	134	I/O
27	I/O	63	I/O	99	V <sub>CCI</sub>	135	I/O
28	I/O	64	PRB, I/O	100	I/O	136	I/O
29	I/O	65	GND	101	I/O	137	I/O
30	I/O	66	V <sub>CCA</sub>	102	I/O	138	I/O
31	I/O	67	NC	103	I/O	139	I/O
32	V <sub>CCI</sub>	68	I/O	104	I/O	140	V <sub>CCI</sub>
33	V <sub>CCA</sub>	69	HCLK	105	I/O	141	I/O
34	I/O	70	I/O	106	I/O	142	I/O
35	I/O	71	I/O	107	I/O	143	I/O
36	I/O	72	I/O	108	GND	144	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	CLKA
153	CLKB
154	NC
155	GND
156	V <sub>CCA</sub>
157	PRA, I/O
158	I/O
159	I/O
160	I/O
161	I/O
162	I/O
163	I/O
164	I/O
165	I/O
166	I/O
167	I/O
168	I/O
169	V <sub>CCI</sub>
170	I/O
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	TCK, I/O

# 144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

**Note**

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 484-Pin FBGA




Figure 3-8 • 484-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
AD18	I/O	I/O
AD19	I/O	I/O
AD20	I/O	I/O
AD21	I/O	I/O
AD22	I/O	I/O
AD23	V <sub>CCI</sub>	V <sub>CCI</sub>
AD24	NC*	I/O
AD25	NC*	I/O
AD26	NC*	I/O
AE1	NC*	NC
AE2	I/O	I/O
AE3	NC*	I/O
AE4	NC*	I/O
AE5	NC*	I/O
AE6	NC*	I/O
AE7	I/O	I/O
AE8	I/O	I/O
AE9	I/O	I/O
AE10	I/O	I/O
AE11	NC*	I/O
AE12	I/O	I/O
AE13	I/O	I/O
AE14	I/O	I/O
AE15	NC*	I/O
AE16	NC*	I/O
AE17	I/O	I/O
AE18	I/O	I/O
AE19	I/O	I/O
AE20	I/O	I/O
AE21	NC*	I/O
AE22	NC*	I/O
AE23	NC*	I/O
AE24	NC*	I/O
AE25	NC*	NC
AE26	NC*	NC

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
AF1	NC*	NC
AF2	NC*	NC
AF3	NC	I/O
AF4	NC*	I/O
AF5	NC*	I/O
AF6	NC*	I/O
AF7	I/O	I/O
AF8	I/O	I/O
AF9	I/O	I/O
AF10	I/O	I/O
AF11	NC*	I/O
AF12	NC*	NC
AF13	HCLK	HCLK
AF14	I/O	QCLKB
AF15	NC*	I/O
AF16	NC*	I/O
AF17	I/O	I/O
AF18	I/O	I/O
AF19	I/O	I/O
AF20	NC*	I/O
AF21	NC*	I/O
AF22	NC*	I/O
AF23	NC*	I/O
AF24	NC*	I/O
AF25	NC*	NC
AF26	NC*	NC
B1	NC*	NC
B2	NC*	NC
B3	NC*	I/O
B4	NC*	I/O
B5	NC*	I/O
B6	I/O	I/O
B7	I/O	I/O
B8	I/O	I/O
B9	I/O	I/O

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
B10	I/O	I/O
B11	NC*	I/O
B12	NC*	I/O
B13	V <sub>CCI</sub>	V <sub>CCI</sub>
B14	CLKA	CLKA
B15	NC*	I/O
B16	NC*	I/O
B17	I/O	I/O
B18	V <sub>CCI</sub>	V <sub>CCI</sub>
B19	I/O	I/O
B20	I/O	I/O
B21	NC*	I/O
B22	NC*	I/O
B23	NC*	I/O
B24	NC*	I/O
B25	I/O	I/O
B26	NC*	NC
C1	NC*	I/O
C2	NC*	I/O
C3	NC*	I/O
C4	NC*	I/O
C5	I/O	I/O
C6	V <sub>CCI</sub>	V <sub>CCI</sub>
C7	I/O	I/O
C8	I/O	I/O
C9	V <sub>CCI</sub>	V <sub>CCI</sub>
C10	I/O	I/O
C11	I/O	I/O
C12	I/O	I/O
C13	PRA, I/O	PRA, I/O
C14	I/O	I/O
C15	I/O	QCLKD
C16	I/O	I/O
C17	I/O	I/O
C18	I/O	I/O

**Note:** \*These pins must be left floating on the A54SX32A device.