



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1tqg144i">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-1tqg144i</a>

## Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization

## Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA

and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD—corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4




Figure 1-7 • SX-A HCLK Clock Buffer




Figure 1-8 • SX-A Routed Clock Buffer

## SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a  $70\ \Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\ \Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

Where:

$C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF

$C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF

$C_{EQI}$  = Equivalent capacitance of input buffers in pF

$C_{EQO}$  = Equivalent capacitance of output buffers in pF

$C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF

$C_{EQHV}$  = Variable capacitance of HCLK in pF

$C_{EQHF}$  = Fixed capacitance of HCLK in pF

$C_L$  = Output lead capacitance in pF

$f_m$  = Average logic module switching rate in MHz

$f_n$  = Average input buffer switching rate in MHz

$f_p$  = Average output buffer switching rate in MHz

$f_{q1}$  = Average CLKA rate in MHz

$f_{q2}$  = Average CLKB rate in MHz

$f_{s1}$  = Average HCLK rate in MHz

$m$  = Number of logic modules switching at  $f_m$

$n$  = Number of input buffers switching at  $f_n$

$p$  = Number of output buffers switching at  $f_p$

$q_1$  = Number of clock loads on CLKA

$q_2$  = Number of clock loads on CLKB

$r_1$  = Fixed capacitance due to CLKA

$r_2$  = Fixed capacitance due to CLKB

$s_1$  = Number of clock loads on HCLK


$x$  = Number of I/Os at logic low

$y$  = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Combinatorial modules ( $C_{EQCM}$ )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules ( $C_{EQCM}$ )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers ( $C_{EQI}$ )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers ( $C_{EQO}$ )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks ( $C_{EQCR}$ )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable ( $C_{EQHV}$ )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A ( $r_1$ )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

## SX-A Timing Model



**Note:** \*Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

## Sample Path Calculations

### Hardwired Clock

$$\begin{aligned}
 \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\
 &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\
 \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\
 &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns}
 \end{aligned}$$

### Routed Clock

$$\begin{aligned}
 \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\
 &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\
 \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\
 &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns}
 \end{aligned}$$

## Output Buffer Delays




Figure 2-4 • Output Buffer Delays

## AC Test Loads




Figure 2-5 • AC Test Loads

Table 2-17 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>								
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2		1.3		1.5		2.3 ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4 2.0 ns	
$t_{HPWH}$	Minimum Pulse Width High	1.6		1.8		2.1		2.9 ns
$t_{HPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1		2.9 ns
$t_{HCKSW}$	Maximum Skew		0.4		0.4		0.5 0.8 ns	
$t_{HP}$	Minimum Period	3.2		3.6		4.2		5.8 ns
$f_{HMAX}$	Maximum Frequency		313		278		238 172 MHz	
<b>Routed Array Clock Networks</b>								
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	0.9		1.0		1.2		1.7 ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0 2.7 ns	
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	0.9		1.0		1.2		1.7 ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.5		1.7		2.0		2.7 ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.1		1.3		1.5		2.1 ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.6		1.8		2.1		2.9 ns
$t_{RPWH}$	Minimum Pulse Width High	1.6		1.8		2.1		2.9 ns
$t_{RPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1		2.9 ns
$t_{RCKSW}$	Maximum Skew (Light Load)		0.8		0.9		1.1 1.5 ns	
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8		1.0		1.1		1.5 ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9		1.0		1.2		1.7 ns

Table 2-21 • A54SX16A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.5	0.6	0.7	0.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.7	0.8	0.9	1.1	1.5	ns
$t_{IYH}$	Input Data Pad to Y High 5 V TTL	0.5	0.5	0.6	0.7	0.9	ns
$t_{IYL}$	Input Data Pad to Y Low 5 V TTL	0.7	0.8	0.9	1.1	1.5	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>							
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.3	0.4	0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	0.8	2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-23 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.3	1.5	2.2	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{HCKSW}$	Maximum Skew	0.3	0.3	0.4	0.4	0.6	ns
$t_{HP}$	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
$f_{HMAX}$	Maximum Frequency	357	294	263	227	167	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.5	2.1	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.4	1.7	2.3	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.7	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-24 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.2	1.5	2.2	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{HCKSW}$	Maximum Skew	0.3	0.3	0.4	0.4	0.7	ns
$t_{HP}$	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
$f_{HMAX}$	Maximum Frequency	357	294	263	227	167	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.6	2.2	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-30 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
$t_{HP}$	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency	357	313	278	238	172	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.5	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.3	2.7	3.1	3.6	5	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.4	2.8	3.2	3.7	5.2	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.8	3.1	3.7	5.1	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-33 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-35 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.8	1.1	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.0	1.2	1.6	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL	0.7	0.8	0.9	1.0	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL	0.9	1.1	1.2	1.4	1.9	ns
<b>Input Module Predicted Routing Delays<sup>3</sup></b>							
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.7	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.4	0.5	0.6	0.7	1	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.5	0.7	0.8	0.9	1.3	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.7	0.9	1	1.1	1.5	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.2	1.5	1.7	2.1	2.9	ns
$t_{IRD12}$	FO = 12 Routing Delay	1.7	2.2	2.5	3	4.2	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-38 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{QCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.4	ns
$t_{QCHKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.5	ns
$t_{QPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{QPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{QCKSW}$	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
$t_{QCKSW}$	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
$t_{QCKSW}$	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

**Note:** \*All -3 speed grades have been discontinued.

<b>100-TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	TMS	TMS	TMS
8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
9	GND	GND	GND
10	I/O	I/O	I/O
11	I/O	I/O	I/O
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	TRST, I/O	TRST, I/O	TRST, I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	PRB, I/O	PRB, I/O	PRB, I/O
35	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>

<b>100-TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
36	GND	GND	GND
37	NC	NC	NC
38	I/O	I/O	I/O
39	HCLK	HCLK	HCLK
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	TDO, I/O	TDO, I/O	TDO, I/O
50	I/O	I/O	I/O
51	GND	GND	GND
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	I/O	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
58	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
68	GND	GND	GND
69	GND	GND	GND
70	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
80	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
81	GND	GND	GND
82	I/O	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
90	NC	NC	NC
91	I/O	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
99	GND	GND	GND
100	I/O	I/O	I/O
101	GND	GND	GND
102	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
103	I/O	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	I/O
107	I/O	I/O	I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	I/O	I/O
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	I/O
125	CLKA	CLKA	CLKA
126	CLKB	CLKB	CLKB
127	NC	NC	NC
128	GND	GND	GND
129	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
130	I/O	I/O	I/O
131	PRA, I/O	PRA, I/O	PRA, I/O
132	I/O	I/O	I/O
133	I/O	I/O	I/O
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	I/O	I/O	I/O
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	TCK, I/O	TCK, I/O	TCK, I/O

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
E11	I/O	I/O	I/O
E12	I/O	I/O	I/O
E13	NC	I/O	I/O
E14	I/O	I/O	I/O
E15	I/O	I/O	I/O
E16	I/O	I/O	I/O
F1	I/O	I/O	I/O
F2	I/O	I/O	I/O
F3	I/O	I/O	I/O
F4	TMS	TMS	TMS
F5	I/O	I/O	I/O
F6	I/O	I/O	I/O
F7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
F8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
F9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
F10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
F11	I/O	I/O	I/O
F12	VCCA	VCCA	VCCA
F13	I/O	I/O	I/O
F14	I/O	I/O	I/O
F15	I/O	I/O	I/O
F16	I/O	I/O	I/O
G1	NC	I/O	I/O
G2	I/O	I/O	I/O
G3	NC	I/O	I/O
G4	I/O	I/O	I/O
G5	I/O	I/O	I/O
G6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
G7	GND	GND	GND
G8	GND	GND	GND
G9	GND	GND	GND
G10	GND	GND	GND
G11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
G12	I/O	I/O	I/O
G13	GND	GND	GND
G14	NC	I/O	I/O
G15	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
G16	I/O	I/O	I/O
H1	I/O	I/O	I/O
H2	I/O	I/O	I/O
H3	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
H4	TRST, I/O	TRST, I/O	TRST, I/O
H5	I/O	I/O	I/O
H6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
H7	GND	GND	GND
H8	GND	GND	GND
H9	GND	GND	GND
H10	GND	GND	GND
H11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
H12	I/O	I/O	I/O
H13	I/O	I/O	I/O
H14	I/O	I/O	I/O
H15	I/O	I/O	I/O
H16	NC	I/O	I/O
J1	NC	I/O	I/O
J2	NC	I/O	I/O
J3	NC	I/O	I/O
J4	I/O	I/O	I/O
J5	I/O	I/O	I/O
J6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
J7	GND	GND	GND
J8	GND	GND	GND
J9	GND	GND	GND
J10	GND	GND	GND
J11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
J12	I/O	I/O	I/O
J13	I/O	I/O	I/O
J14	I/O	I/O	I/O
J15	I/O	I/O	I/O
J16	I/O	I/O	I/O
K1	I/O	I/O	I/O
K2	I/O	I/O	I/O
K3	NC	I/O	I/O
K4	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>

## Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

### Unmarked (production)

This datasheet version contains information that is considered to be final.

### Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.