

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-2fg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

- 1. C = Commercial
- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B
- 6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
- 7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	✓	✓	1	Discontinued
Industrial		✓	✓	1	Discontinued
Automotive		✓			
Military		✓	✓		
MIL-STD-883B		✓	✓		

Notes:

- 1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
- 2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

v5.3

Table of Contents

General Description
Introduction 1
SX-A Family Architecture
Other Architectural Features
Programming 1-1
Related Documents 1-1
Pin Description
Detailed Specifications
Operating Conditions
Typical SX-A Standby Current
Electrical Specifications
PCI Compliance for the SX-A Family
Thermal Characteristics 2-1
SX-A Timing Model
Sample Path Calculations
Output Buffer Delays 2-1
AC Test Loads 2-1
Input Buffer Delays
C-Cell Delays 2-1
Cell Timing Characteristics
Timing Characteristics 2-1
Temperature and Voltage Derating Factors
Timing Characteristics
Package Pin Assignments
208-Pin PQFP
100-Pin TQFP
144-Pin TQFP
176-Pin TQFP
329-Pin PBGA 3-1
144-Pin FBGA 3-1
256-Pin FBGA
484-Pin FBGA 3-2
Datasheet Information
List of Changes 4
Datasheet Categories
International Traffic in Arms Regulations (ITAR) and Export Administration

iv v5.3




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

1-6 v5.3

Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function						
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)						
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up						
Reserve Probe	Keeps pins from being used or regular I/O						

Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V**_{CCI} **should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 • Boundary-Scan Pin Configurations and Functions

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

v5.3 1-9

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 μ	0	8, 9	40B4, 42B4
		1	A, B	40B4, 42B4
A54SX16A	0.22 μ	0	9	40B8, 42B8
		1	В	40B8, 42B8
	0.25 μ	1	В	22B8
A54SX32A	0.2 2μ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 μ	1	В	22BD
A54SX72A	0.22 μ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 μ	1	В	22B2

1-10 v5.3

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{\Delta C}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output \ Buffer} + P_{Input \ Buffer}$$

EQ 2-7

or:

$$P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input \ Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output \ Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$$

EQ 2-8

2-8 v5.3

Where:

C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF

C_{FOSM} = Equivalent capacitance of sequential modules (R-Cells) in pF

 C_{EOI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

C_{EOCR} = Equivalent capacitance of CLKA/B in pF

 C_{EQHV} = Variable capacitance of HCLK in pF

 C_{EOHF} = Fixed capacitance of HCLK in pF

C_L = Output lead capacitance in pF

 f_m = Average logic module switching rate in MHz

 f_n = Average input buffer switching rate in MHz

 f_p = Average output buffer switching rate in MHz

 f_{q1} = Average CLKA rate in MHz

 f_{q2} = Average CLKB rate in MHz

 f_{s1} = Average HCLK rate in MHz

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at fp

 q_1 = Number of clock loads on CLKA

 q_2 = Number of clock loads on CLKB

 r_1 = Fixed capacitance due to CLKA

 r_2 = Fixed capacitance due to CLKB

 s_{1} = Number of clock loads on HCLK

x = Number of I/Os at logic low

y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C _{EQCM})	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C _{EQCM})	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C _{EQI})	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C _{EQO})	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C _{EQCR})	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C _{EQHV})	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C _{EQHF})	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r ₁)	35.00 pF	50.00 pF	90.00 pF	310.00 pF

v5.3 2-9



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}\text{C/W}$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}\text{C/W} - 3.20^{\circ}\text{C/W} - 0.37^{\circ}\text{C/W}$$

$$\theta_{SA} = 9.76$$
°C/W

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

v5.3 2-13

Table 2-18 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std. S	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMOS Output Module Timing ^{1,2}										
t _{DLH}	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d_{TLH}^3	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ³	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. Delays based on 35 pF loading.
- 2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate $[V/ns] = (0.1*V_{CCI} 0.9*V_{CCI})' (C_{load} * d_{T[LH|HL|HLS]})'$ where C_{load} is the load capacitance driven by the I/O in pF $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

v5.3 2-23

SX-A Family FPGAs

Table 2-23 • A54SX16A Timing Characteristics
(Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S _I	peed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Мах.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f_{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

v5.3 2-29

Table 2-37 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S _l	eed*	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	rks						1		1		
^t нскн	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
^t HCKL	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
^t rckh	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
^t QCHKL	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
^t QCHKL	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

Note: *All –3 speed grades have been discontinued.

2-46 v5.3

Table 2-40 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}, V_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$)

		-3 Speed ¹	-2 Spee	d	-1 Speed	Std.	Speed	−F S	peed	
Parameter	Description	Min. Max.	Min. Ma	x.	Min. Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	3.3 V PCI Output Module Timing ²									
t _{DLH}	Data-to-Pad Low to High	2.3	2.	7	3.0		3.6		5.0	ns
t _{DHL}	Data-to-Pad High to Low	2.5	2.	9	3.2		3.8		5.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.4	1.	7	1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.3	2.	7	3.0		3.6		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.5	2.	8	3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	2.	9	3.2		3.8		5.3	ns
d_{TLH}^3	Delta Low to High	0.025	0.0)3	0.03		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.0	15	0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴									
t _{DLH}	Data-to-Pad Low to High	3.2	3.	7	4.2		5.0		6.9	ns
t _{DHL}	Data-to-Pad High to Low	3.2	3.	7	4.2		4.9		6.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	10.3	11	.9	13.5		15.8		22.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.2	2.	6	2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18	.9	21.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.2	3.	7	4.2		5.0		6.9	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.9	3.	3	3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	3.2	3.	7	4.2		4.9		6.9	ns
d_{TLH}^{3}	Delta Low to High	0.025	0.0)3	0.03		0.04		0.045	ns/pF
d_{THL}^3	Delta High to Low	0.015	0.0	15	0.015		0.015		0.025	ns/pF
d_{THLS}^{3}	Delta High to Low—low slew	0.053	0.0	53	0.067		0.073		0.107	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25 Ω resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [VIns] = $(0.1*V_{CCI} - 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

v5.3 2-51



176-Pin TQFP				
Pin Number	A54SX32A Function			
145	I/O			
146	1/0			
147	I/O			
148	I/O			
149	I/O			
150	I/O			
151	1/0			
152	CLKA			
153	CLKB			
154	NC			
155	GND			
156	V_{CCA}			
157	PRA, I/O			
158	1/0			
159	1/0			
160	1/0			
161	I/O			
162	1/0			
163	1/0			
164	1/0			
165	1/0			
166	1/0			
167	1/0			
168	I/O			
169	V _{CCI}			
170	I/O			
171	1/0			
172	1/0			
173	I/O			
174	1/0			
175	1/0			
176	TCK, I/O			

v5.3 3-13

329-Pin PBGA				
Pin Number	A54SX32A Function			
D11	V_{CCA}			
D12	NC			
D13	1/0			
D14	1/0			
D15	1/0			
D16	1/0			
D17	1/0			
D18	1/0			
D19	1/0			
D20	1/0			
D21	1/0			
D22	I/O			
D23	1/0			
E1	V _{CCI}			
E2	1/0			
E3	1/0			
E4	I/O			
E20	I/O			
E21	I/O			
E22	I/O			
E23	I/O			
F1	1/0			
F2	TMS			
F3	I/O			
F4	I/O			
F20	I/O			
F21	I/O			
F22	I/O			
F23	I/O			
G1	I/O			
G2	I/O			
G3	I/O			
G4	1/0			
G20	I/O			
G21	I/O			
G22	I/O			
G23	GND			

	n PBGA			
Pin Number	A54SX32A Function			
H1	I/O			
H2	I/O			
H3	I/O			
H4	1/0			
H20	V_{CCA}			
H21	1/0			
H22	I/O			
H23	1/0			
J1	NC			
J2	1/0			
J3	I/O			
J4	I/O			
J20	I/O			
J21	I/O			
J22	I/O			
J23	I/O			
K1	I/O			
K2	I/O			
К3	I/O			
K4	I/O			
K10	GND			
K11	GND			
K12	GND			
K13	GND			
K14	GND			
K20	I/O			
K21	I/O			
K22	I/O			
K23	I/O			
L1	I/O			
L2	I/O			
L3	I/O			
L4	NC			
L10	GND			
L11	GND			
L12	GND			
1.42	CND			

329-Pin PBGA				
Pin Number	A54SX32A Function			
L14	GND			
L20	NC			
L21	I/O			
L22	I/O			
L23	NC			
M1	I/O			
M2	I/O			
M3	I/O			
M4	V_{CCA}			
M10	GND			
M11	GND			
M12	GND			
M13	GND			
M14	GND			
M20	V_{CCA}			
M21	I/O			
M22	I/O			
M23	V _{CCI}			
N1	I/O			
N2	TRST, I/O			
N3	I/O			
N4	I/O			
N10	GND			
N11	GND			
N12	GND			
N13	GND			
N14	GND			
N20	NC			
N21	I/O			
N22	I/O			
N23	I/O			
P1	I/O			
P2	I/O			
P3	I/O			
P4	I/O			
P10	GND			
P11	GND			

329-Pin PBGA					
Pin	A54SX32A				
Number	Function				
P12	GND				
P13	GND				
P14	GND				
P20	I/O				
P21	I/O				
P22	I/O				
P23	I/O				
R1	I/O				
R2	I/O				
R3	I/O				
R4	I/O				
R20	I/O				
R21	I/O				
R22	I/O				
R23	I/O				
T1	I/O				
T2	I/O				
T3	I/O				
T4	I/O				
T20	I/O				
T21	I/O				
T22	I/O				
T23	I/O				
U1	I/O				
U2	I/O				
U3	V_{CCA}				
U4	I/O				
U20	I/O				
U21	V_{CCA}				
U22	I/O				
U23	I/O				
V1	V _{CCI}				
V2	I/O				
V3	I/O				
V4	I/O				
V20	I/O				
V21	I/O				

3-16 v5.3

L13

 GND



329-Pin PBGA					
Pin	A54SX32A				
Number	Function				
V22	I/O				
V23	1/0				
W1	I/O				
W2	1/0				
W3	I/O				
W4	I/O				
W20	I/O				
W21	I/O				
W22	I/O				
W23	NC				
Y1	NC				
Y2	I/O				
Y3	I/O				
Y4	GND				
Y5	I/O				
Y6	1/0				
Y7	I/O				
Y8	I/O				
Y9	1/0				
Y10	1/0				
Y11	I/O				
Y12	V_{CCA}				
Y13	NC				
Y14	I/O				
Y15	I/O				
Y16	I/O				
Y17	I/O				
Y18	I/O				
Y19	I/O				
Y20	GND				
Y21	I/O				
Y22	I/O				
Y23	I/O				
	1				

v5.3 3-17

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-18 v5.3

256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
A1	GND	GND	GND			
A2	TCK, I/O	TCK, I/O	TCK, I/O			
A3	I/O	1/0	I/O			
A4	I/O	1/0	1/0			
A5	I/O	1/0	I/O			
A6	I/O	1/0	I/O			
A7	I/O	1/0	1/0			
A8	I/O	1/0	I/O			
A9	CLKB	CLKB	CLKB			
A10	I/O	1/0	I/O			
A11	I/O	1/0	I/O			
A12	NC	1/0	I/O			
A13	I/O	1/0	I/O			
A14	1/0	1/0	I/O			
A15	GND	GND	GND			
A16	GND	GND	GND			
B1	1/0	1/0	I/O			
В2	GND	GND	GND			
В3	1/0	1/0	I/O			
В4	1/0	1/0	I/O			
B5	1/0	1/0	I/O			
В6	NC	I/O	I/O			
В7	1/0	1/0	I/O			
В8	V _{CCA}	V _{CCA}	V_{CCA}			
В9	1/0	1/0	I/O			
B10	1/0	1/0	I/O			
B11	NC	1/0	I/O			
B12	I/O	1/0	I/O			
B13	I/O	I/O	I/O			
B14	I/O	I/O	I/O			
B15	GND	GND	GND			
B16	I/O	I/O	I/O			
C1	I/O	I/O	I/O			
C2	TDI, I/O	TDI, I/O	TDI, I/O			
C3	GND	GND	GND			
C4	I/O	I/O	I/O			
C5	NC	1/0	I/O			

256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
C6	I/O	I/O	I/O			
C7	I/O	I/O	I/O			
C8	I/O	I/O	I/O			
С9	CLKA	CLKA	CLKA			
C10	I/O	I/O	1/0			
C11	I/O	I/O	I/O			
C12	I/O	I/O	I/O			
C13	I/O	I/O	I/O			
C14	I/O	I/O	I/O			
C15	I/O	I/O	I/O			
C16	I/O	I/O	I/O			
D1	I/O	I/O	I/O			
D2	I/O	I/O	I/O			
D3	I/O	I/O	I/O			
D4	I/O	I/O	I/O			
D5	I/O	I/O	I/O			
D6	I/O	1/0	1/0			
D7	I/O	1/0	1/0			
D8	PRA, I/O	PRA, I/O	PRA, I/O			
D9	I/O	I/O	QCLKD			
D10	I/O	I/O	I/O			
D11	NC	I/O	I/O			
D12	I/O	I/O	I/O			
D13	I/O	I/O	I/O			
D14	I/O	I/O	I/O			
D15	I/O	I/O	I/O			
D16	I/O	I/O	I/O			
E1	I/O	I/O	I/O			
E2	I/O	I/O	I/O			
E3	I/O	I/O	I/O			
E4	I/O	I/O	I/O			
E5	I/O	I/O	I/O			
E6	I/O	I/O	1/0			
E7	I/O	I/O	QCLKC			
E8	I/O	I/O	1/0			
E9	I/O	I/O	1/0			
E10	I/O	I/O	I/O			

3-22 v5.3



256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
P15	I/O	I/O	I/O			
P16	I/O	I/O	I/O			
R1	1/0	I/O	1/0			
R2	GND	GND	GND			
R3	1/0	I/O	1/0			
R4	NC	I/O	I/O			
R5	I/O	I/O	1/0			
R6	I/O	I/O	1/0			
R7	1/0	1/0	1/0			
R8	I/O	I/O	1/0			
R9	HCLK	HCLK	HCLK			
R10	I/O	I/O	QCLKB			
R11	I/O	I/O	1/0			
R12	I/O	I/O	1/0			
R13	1/0	1/0	1/0			
R14	I/O	I/O	1/0			
R15	GND	GND	GND			
R16	GND	GND	GND			
T1	GND	GND	GND			
T2	I/O	I/O	I/O			
T3	I/O	I/O	1/0			
T4	NC	I/O	I/O			
T5	I/O	I/O	I/O			
T6	I/O	I/O	I/O			
T7	I/O	I/O	1/0			
T8	I/O	I/O	1/0			
T9	V _{CCA}	V_{CCA}	V_{CCA}			
T10	I/O	I/O	1/0			
T11	I/O	I/O	I/O			
T12	NC	I/O	I/O			
T13	I/O	I/O	I/O			
T14	I/O	I/O	I/O			
T15	TDO, I/O	TDO, I/O	TDO, I/O			
T16	GND	GND	GND			

v5.3 3-25

Previous Version	Changes in Current Version (v5.3)	Page
v4.0	Table 2-12 was updated.	2-11
(continued)	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The ""Clock Resources" section"was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23

4-2 v5.3