



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32a-2fg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



### Notes:

1. For more information about the CQFP package options, refer to the HiRel SX-A datasheet.

2. All –3 speed grades have been discontinued.

## **Device Resources**

	User I/Os (Including Clock Buffers)								
Device	208-Pin100-Pin144-Pin176-Pin329-Pin144-Pin256-PinPQFPTQFPTQFPTQFPPBGAFBGAFBGA								
A54SX08A	130	81	113	-	-	111	-	-	
A54SX16A	175	81	113	-	-	111	180	-	
A54SX32A	174	81	113	147	249	111	203	249	
A54SX72A	171	-	-	-	-	_	203	360	

**Notes:** Package Definitions: PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array



Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

### **JTAG Instructions**

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 •	JTAG	Instruction	Code
-------------	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

### Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4
		1	А, В	40B4, 42B4
A54SX16A	0.22 µ	0	9	4088, 4288
		1	В	4088, 4288
	0.25 µ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 µ	1	В	22BD
A54SX72A	0.22 µ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 µ	1	В	22B2



### **Design Environment**

The SX-A family of FPGAs is fully supported by both Actel Libero<sup>®</sup> Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify<sup>®</sup> for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD<sup>™</sup>, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

# **Detailed Specifications**

# **Operating Conditions**

### Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
V <sub>CCI</sub>	DC Supply Voltage for I/Os	-0.3 to +6.0	V
V <sub>CCA</sub>	DC Supply Voltage for Arrays	-0.3 to +3.0	V
VI	Input Voltage	–0.5 to +5.75	V
V <sub>O</sub>	Output Voltage	–0.5 to + V <sub>CCI</sub> + 0.5	V
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

### Table 2-2 Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	–40 to +85	°C
2.5 V Power Supply Range (V <sub>CCA</sub> and V <sub>CCI</sub> )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range (V <sub>CCI</sub> )	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range (V <sub>CCI</sub> )	4.75 to 5.25	4.75 to 5.25	V

# **Typical SX-A Standby Current**

### Table 2-3 • Typical Standby Current for SX-A at 25°C with $V_{CCA} = 2.5 V$

Product	V <sub>CCI</sub> = 2.5 V	V <sub>CCI</sub> = 3.3 V	V <sub>CCI</sub> = 5 V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

### Table 2-4 • Supply Voltages

V <sub>CCA</sub>	V <sub>CCI</sub> *	Maximum Input Tolerance	Maximum Output Drive
2. 5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

Note: \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

# **Electrical Specifications**

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

			Comm	ercial	Indus	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -1 \text{ mA})$	0.9 V <sub>CCI</sub>		0.9 V <sub>CCI</sub>		V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OH</sub> = -8 mA)	2.4		2.4		V
V <sub>OL</sub>	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 1 mA)		0.4		0.4	V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 12 mA)		0.4		0.4	V
V <sub>IL</sub>	Input Low Voltage			0.8		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	5.75	2.0	5.75	V
I <sub>IL</sub> /I <sub>IH</sub>	Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND		-10	10	-10	10	μA
I <sub>OZ</sub>	Tristate Output Leakage Current		-10	10	-10	10	μΑ
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
I <sub>CC</sub>	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						

Note: \*The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

### Table 2-6 • 2.5 V LVCMOS2 Electrical Specifications

			Comn	nercial	Indu	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$V_{DD} = MIN,$	$(I_{OH} = -100 \ \mu A)$	2.1		2.1		V
	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	$V_{DD} = MIN,$ $V_{I} = V_{UI} \text{ or } V_{U}$	$(I_{OH} = -1 \text{ mA})$	2.0		2.0		V
		(l - 2mA)	17		17		V
	$V_{DD} = V_{IH}$ or $V_{IL}$	(I <sub>OH</sub> =2 IIIA)	1.7		1.7		v
V <sub>OL</sub>	$V_{DD} = MIN,$	(I <sub>OL</sub> = 100 μA)		0.2		0.2	V
	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	$V_{DD} = MIN,$	(I <sub>OL</sub> = 1 mA)		0.4		0.4	V
	$V_{I} = V_{IH} \text{ or } V_{IL}$	-					
	$V_{DD} = MIN,$	(I <sub>OL</sub> = 2 mA)		0.7		0.7	V
	$V_{I} = V_{IH} \text{ or } V_{IL}$						
V <sub>IL</sub>	Input Low Voltage, $V_{OUT} \le V_{VOL(max)}$		-0.3	0.7	-0.3	0.7	V
V <sub>IH</sub>	Input High Voltage, $V_{OUT} \ge V_{VOH(min)}$		1.7	5.75	1.7	5.75	V
$I_{\rm IL}/I_{\rm IH}$	Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND		-10	10	-10	10	μΑ
I <sub>OZ</sub>	Tristate Output Leakage Current, $V_{OUT} = V_{CCI}$ or GND		-10	10	-10	10	μΑ
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
I <sub>CC</sub>	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						

Note: \*The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.





Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

### Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

 $I_{OH} = (98.0/V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$ 

for 0.7  $V_{CCI} < V_{OUT} < V_{CCI}$ 

 $I_{OL} = (256/V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$  for 0V < V<sub>OUT</sub> < 0.18 V<sub>CCI</sub>

EQ 2-3

EQ 2-4



### Where:

- C<sub>EQCM</sub> = Equivalent capacitance of combinatorial modules (C-cells) in pF
- C<sub>EQSM</sub> = Equivalent capacitance of sequential modules (R-Cells) in pF
- $C_{EQI}$  = Equivalent capacitance of input buffers in pF
- $C_{EQO}$  = Equivalent capacitance of output buffers in pF
- C<sub>EQCR</sub> = Equivalent capacitance of CLKA/B in pF
- $C_{EQHV}$  = Variable capacitance of HCLK in pF
- $C_{EQHF}$  = Fixed capacitance of HCLK in pF
  - C<sub>L =</sub> Output lead capacitance in pF
  - $f_m$  = Average logic module switching rate in MHz
  - $f_n =$  Average input buffer switching rate in MHz
  - $f_p$  = Average output buffer switching rate in MHz
  - $f_{a1} =$  Average CLKA rate in MHz
  - $f_{\alpha 2}$  = Average CLKB rate in MHz
  - $f_{s1}$  = Average HCLK rate in MHz
  - m = Number of logic modules switching at fm
  - n = Number of input buffers switching at fn
  - p = Number of output buffers switching at fp
  - q<sub>1</sub> = Number of clock loads on CLKA
  - q<sub>2</sub> = Number of clock loads on CLKB
  - $r_1 =$  Fixed capacitance due to CLKA
  - r<sub>2</sub> = Fixed capacitance due to CLKB
  - s1 = Number of clock loads on HCLK
  - x = Number of I/Os at logic low
  - y = Number of I/Os at logic high

### Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C <sub>EQCM</sub> )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C <sub>EQCM</sub> )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C <sub>EQI</sub> )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C <sub>EQO</sub> )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C <sub>EQCR</sub> )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C <sub>EQHV</sub> )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r <sub>1</sub> )	35.00 pF	50.00 pF	90.00 pF	310.00 pF



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$ 

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 $\theta_{SA}$  = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15  $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$ 

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

# **SX-A Timing Model**



*Note:* \*Values shown for A54SX72A, –2, worst-case commercial conditions at 5 V PCI with standard place-and-route. Figure 2-3 • SX-A Timing Model

# **Sample Path Calculations**

## **Hardwired Clock**

External Setup	=	(t <sub>INYH</sub> + t <sub>RD1</sub> + t <sub>SUD</sub> ) – t <sub>HCKH</sub>
	=	0.6 + 0.3 + 0.8 - 1.8 = - 0.1 ns
Clock-to-Out (Pad-to-Pad)	=	t <sub>HCKH</sub> + t <sub>RCO</sub> + t <sub>RD1</sub> + t <sub>DHL</sub>
	=	1.8 + 0.8 + 0.3 + 3.9 = 6.8 ns

## **Routed Clock**

External Setup	$= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RC}$	СКН
	= 0.6 + 0.3 + 0.8 - 3.0 = -1.	3 ns
Clock-to-Out (Pad-to-Pad	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DH}$	L
	= 3.0 + 0.8 + 0.3 + 3.9 = 8.0	) ns



# **Output Buffer Delays**





# AC Test Loads



Figure 2-5 • AC Test Loads

### Table 2-27 A54SX16A Timing Characteristics

		-3 Speed <sup>1</sup>	-2 S	peed	–1 Sp	eed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min. Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>										
t <sub>DLH</sub>	Data-to-Pad Low to High	2.2		2.5		2.8		3.3		4.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.8		3.2		3.6		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.2		2.5		2.8		3.3		4.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.8		3.2		3.6		4.2		5.9	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.016		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>								-		
t <sub>DLH</sub>	Data-to-Pad Low to High	2.2		2.5		2.8		3.3		4.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.8		3.2		3.6		4.2		5.9	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	6.7		7.7		8.7		10.2		14.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew	7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	1.9		2.2		2.5		2.9		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.5		2.9		3.3		3.9		5.4	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew	0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

### Table 2-28 A545X32A Timing Characteristics (Continued)

		-3 S	peed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. S	Speed	–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

### (Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$ )

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Condition	s V <sub>CCA</sub> = 2.25 V, V <sub>CC</sub>	<sub>1</sub> = 3.0 V, T <sub>J</sub> = 70°C)
----------------------------------	--	--

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std.	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks										
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

### Table 2-35 A545X72A Timing Characteristics (Continued)

		-3 Sp	beed <sup>1</sup>	-2 S	Speed –1 Speed		Std. 9	5peed	-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.8		1.1	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.0		1.2		1.6	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns

### (Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 3.0 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-41 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 V, V_{CCI}$	= 4.75 V, T <sub>J</sub> = 70°C)
----------------------------------	-----------------------------	----------------------------------

		–3 Sp	eed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.7		3.1		3.5		4.1		5.7	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.4		3.9		4.4		5.1		7.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.7		3.1		3.5		4.1		5.7	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.4		3.9		4.4		5.1		7.2	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.1		3.7		5.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.1		3.5		4.0		4.7		6.6	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		7.4		8.5		9.7		11.4		15.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.1		3.7		5.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.1		3.5		4.0		4.7		6.6	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

	144-Pi	n FBGA		144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
G1	I/O	I/O	I/O	K1	I/O	I/O	I/O		
G2	GND	GND	GND	К2	I/O	I/O	I/O		
G3	I/O	I/O	I/O	К3	I/O	I/O	I/O		
G4	I/O	I/O	I/O	К4	I/O	I/O	I/O		
G5	GND	GND	GND	K5	I/O	I/O	I/O		
G6	GND	GND	GND	К6	I/O	I/O	I/O		
G7	GND	GND	GND	K7	GND	GND	GND		
G8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	K8	I/O	I/O	I/O		
G9	I/O	I/O	I/O	К9	I/O	I/O	I/O		
G10	I/O	I/O	I/O	K10	GND	GND	GND		
G11	I/O	I/O	I/O	K11	I/O	I/O	I/O		
G12	I/O	I/O	I/O	K12	I/O	I/O	I/O		
H1	TRST, I/O	TRST, I/O	TRST, I/O	L1	GND	GND	GND		
H2	I/O	I/O	I/O	L2	I/O	I/O	I/O		
H3	I/O	I/O	I/O	L3	I/O	I/O	I/O		
H4	I/O	I/O	I/O	L4	I/O	I/O	I/O		
H5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L5	I/O	I/O	I/O		
H6	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L6	I/O	I/O	I/O		
H7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L7	HCLK	HCLK	HCLK		
H8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L8	I/O	I/O	I/O		
H9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L9	I/O	I/O	I/O		
H10	I/O	I/O	I/O	L10	I/O	I/O	I/O		
H11	I/O	I/O	I/O	L11	I/O	I/O	I/O		
H12	NC	NC	NC	L12	I/O	I/O	I/O		
J1	I/O	I/O	I/O	M1	I/O	I/O	I/O		
J2	I/O	I/O	I/O	M2	I/O	I/O	I/O		
J3	I/O	I/O	I/O	M3	I/O	I/O	I/O		
J4	I/O	I/O	I/O	M4	I/O	I/O	I/O		
J5	I/O	I/O	I/O	M5	I/O	I/O	I/O		
J6	PRB, I/O	PRB, I/O	PRB, I/O	M6	I/O	I/O	I/O		
J7	I/O	I/O	I/O	M7	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
J8	I/O	I/O	I/O	M8	I/O	I/O	I/O		
J9	I/O	I/O	I/O	M9	I/O	I/O	I/O		
J10	I/O	I/O	I/O	M10	I/O	I/O	I/O		
J11	I/O	I/O	I/O	M11	TDO, I/O	TDO, I/O	TDO, I/O		
J12	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	M12	I/O	I/O	I/O		



	256-Pi	n FBGA		256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
E11	I/O	I/O	I/O	G16	I/O	I/O	I/O			
E12	I/O	I/O	I/O	H1	I/O	I/O	I/O			
E13	NC	I/O	I/O	H2	I/O	I/O	I/O			
E14	I/O	I/O	I/O	H3	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
E15	I/O	I/O	I/O	H4	TRST, I/O	TRST, I/O	TRST, I/O			
E16	I/O	I/O	I/O	H5	I/O	I/O	I/O			
F1	I/O	I/O	I/O	H6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
F2	I/O	I/O	I/O	H7	GND	GND	GND			
F3	I/O	I/O	I/O	H8	GND	GND	GND			
F4	TMS	TMS	TMS	Н9	GND	GND	GND			
F5	I/O	I/O	I/O	H10	GND	GND	GND			
F6	I/O	I/O	I/O	H11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
F7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	H12	I/O	I/O	I/O			
F8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	H13	I/O	I/O	I/O			
F9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	H14	I/O	I/O	I/O			
F10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	H15	I/O	I/O	I/O			
F11	I/O	I/O	I/O	H16	NC	I/O	I/O			
F12	VCCA	VCCA	VCCA	J1	NC	I/O	I/O			
F13	I/O	I/O	I/O	J2	NC	I/O	I/O			
F14	I/O	I/O	I/O	J3	NC	I/O	I/O			
F15	I/O	I/O	I/O	J4	I/O	I/O	I/O			
F16	I/O	I/O	I/O	J5	I/O	I/O	I/O			
G1	NC	I/O	I/O	J6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
G2	I/O	I/O	I/O	J7	GND	GND	GND			
G3	NC	I/O	I/O	J8	GND	GND	GND			
G4	I/O	I/O	I/O	J9	GND	GND	GND			
G5	I/O	I/O	I/O	J10	GND	GND	GND			
G6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	J11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
G7	GND	GND	GND	J12	I/O	I/O	I/O			
G8	GND	GND	GND	J13	I/O	I/O	I/O			
G9	GND	GND	GND	J14	I/O	I/O	I/O			
G10	GND	GND	GND	J15	I/O	I/O	I/O			
G11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	J16	I/O	I/O	I/O			
G12	I/O	I/O	I/O	K1	I/O	I/O	I/O			
G13	GND	GND	GND	K2	I/O	I/O	I/O			
G14	NC	I/O	I/O	К3	NC	I/O	I/O			
G15	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	K4	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			

<b>Previous Version</b>	Changes in Current Version (v5.3)	Page
v4.0	Table 2-12 was updated.	2-11
(continued)	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The ""Clock Resources" section" was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23



# **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

## **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

## Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## Unmarked (production)

This datasheet version contains information that is considered to be final.

### **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

# International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.