

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	111
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a54sx32a-2fgg144">https://www.e-xfl.com/product-detail/microsemi/a54sx32a-2fgg144</a>

## JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.


Table 1-7 • JTAG Instruction Code

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 $\mu$	0	8, 9	40B4, 42B4
		1	A, B	40B4, 42B4
A54SX16A	0.22 $\mu$	0	9	40B8, 42B8
		1	B	40B8, 42B8
	0.25 $\mu$	1	B	22B8
A54SX32A	0.2 2 $\mu$	0	9	40BD, 42BD
		1	B	40BD, 42BD
	0.25 $\mu$	1	B	22BD
A54SX72A	0.22 $\mu$	0	9	40B2, 42B2
		1	B	40B2, 42B2
	0.25 $\mu$	1	B	22B2

Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.


**Figure 2-1 • 5 V PCI V/I Curve for SX-A Family**

$$I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$$

for  $V_{CCI} > V_{OUT} > 3.1V$

EQ 2-1

$$I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$$

for  $0V < V_{OUT} < 0.71V$

EQ 2-2

**Table 2-9 • DC Specifications (3.3 V PCI Operation)**

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		2.25	2.75	V
$V_{CCI}$	Supply Voltage for I/Os		3.0	3.6	V
$V_{IH}$	Input High Voltage		$0.5V_{CCI}$	$V_{CCI} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	$0.3V_{CCI}$	V
$I_{IPU}$	Input Pull-up Voltage <sup>1</sup>		$0.7V_{CCI}$	-	V
$I_{IL}$	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CCI}$	-10	+10	$\mu A$
$V_{OH}$	Output High Voltage	$I_{OUT} = -500 \mu A$	$0.9V_{CCI}$	-	V
$V_{OL}$	Output Low Voltage	$I_{OUT} = 1,500 \mu A$	-	$0.1V_{CCI}$	V
$C_{IN}$	Input Pin Capacitance <sup>3</sup>		-	10	pF
$C_{CLK}$	CLK Pin Capacitance		5	12	pF

**Notes:**

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.
2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

**Where:**

- $C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF
- $C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF
- $C_{EQI}$  = Equivalent capacitance of input buffers in pF
- $C_{EQO}$  = Equivalent capacitance of output buffers in pF
- $C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF
- $C_{EQHV}$  = Variable capacitance of HCLK in pF
- $C_{EQHF}$  = Fixed capacitance of HCLK in pF
- $C_L$  = Output lead capacitance in pF
- $f_m$  = Average logic module switching rate in MHz
- $f_n$  = Average input buffer switching rate in MHz
- $f_p$  = Average output buffer switching rate in MHz
- $f_{q1}$  = Average CLKA rate in MHz
- $f_{q2}$  = Average CLKB rate in MHz
- $f_{s1}$  = Average HCLK rate in MHz
- $m$  = Number of logic modules switching at  $f_m$
- $n$  = Number of input buffers switching at  $f_n$
- $p$  = Number of output buffers switching at  $f_p$
- $q_1$  = Number of clock loads on CLKA
- $q_2$  = Number of clock loads on CLKB
- $r_1$  = Fixed capacitance due to CLKA
- $r_2$  = Fixed capacitance due to CLKB
- $s_1$  = Number of clock loads on HCLK
- $x$  = Number of I/Os at logic low
- $y$  = Number of I/Os at logic high

**Table 2-11 • CEQ Values for SX-A Devices**

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Combinatorial modules ( $C_{EQCM}$ )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules ( $C_{EQSM}$ )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers ( $C_{EQI}$ )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers ( $C_{EQO}$ )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks ( $C_{EQCR}$ )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable ( $C_{EQHV}$ )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A ( $r_1$ )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

## Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules ( $m$ ) = 20% of modules

Inputs Switching ( $n$ ) = Number inputs/4

Outputs Switching ( $p$ ) = Number of outputs/4

CLKA Loads ( $q_1$ ) = 20% of R-cells

CLKB Loads ( $q_2$ ) = 20% of R-cells

Load Capacitance ( $CL$ ) = 35 pF

Average Logic Module Switching Rate ( $f_m$ ) =  $f/10$

Average Input Switching Rate ( $f_n$ ) =  $f/5$

Average Output Switching Rate ( $f_p$ ) =  $f/10$

Average CLKA Rate ( $f_{q1}$ ) =  $f/2$

Average CLKB Rate ( $f_{q2}$ ) =  $f/2$

Average HCLK Rate ( $f_{s1}$ ) =  $f$

HCLK loads ( $s_1$ ) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the *eX*, *SX-A* and *RT54SX-S* *Power Calculator* worksheet.

To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

$$\theta_{CS} = 0.37^{\circ}C/W$$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

$$\theta_{SA} = \text{thermal resistance of the heat sink in } ^{\circ}C/W$$

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$$


$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of  $9.76^{\circ}C/W$  or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

# SX-A Timing Model



**Note:** \*Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

## Sample Path Calculations

### Hardwired Clock

$$\begin{aligned} \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\ &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns} \end{aligned}$$

### Routed Clock

$$\begin{aligned} \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\ &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns} \end{aligned}$$

Table 2-17 • **A54SX08A Timing Characteristics**  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Networks</b>										
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)		1.2		1.3		1.5		2.3	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4		2.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
$t_{HPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
$t_{HCKSW}$	Maximum Skew		0.4		0.4		0.5		0.8	ns
$t_{HP}$	Minimum Period	3.2		3.6		4.2		5.8		ns
$f_{HMAX}$	Maximum Frequency		313		278		238		172	MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.3		1.5		2.1	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		1.6		1.8		2.1		2.9	ns
$t_{RPWH}$	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
$t_{RPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
$t_{RCKSW}$	Maximum Skew (Light Load)		0.8		0.9		1.1		1.5	ns
$t_{RCKSW}$	Maximum Skew (50% Load)		0.8		1.0		1.1		1.5	ns
$t_{RCKSW}$	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

Table 2-26 • A54SX16A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High	2.0	2.3	2.6	3.1	4.3	ns					
$t_{DHL}$	Data-to-Pad High to Low	2.2	2.5	2.8	3.3	4.6	ns					
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns					
$t_{ENZH}$	Enable-to-Pad, Z to H	2.0	2.3	2.6	3.1	4.3	ns					
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns					
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.2	2.5	2.8	3.3	4.6	ns					
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF					
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF					
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>												
$t_{DLH}$	Data-to-Pad Low to High	2.8	3.2	3.6	4.3	6.0	ns					
$t_{DHL}$	Data-to-Pad High to Low	2.7	3.1	3.5	4.1	5.7	ns					
$t_{DHLS}$	Data-to-Pad High to Low—low slew	9.5	10.9	12.4	14.6	20.4	ns					
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns					
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns					
$t_{ENZH}$	Enable-to-Pad, Z to H	2.8	3.2	3.6	4.3	6.0	ns					
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns					
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.7	3.1	3.5	4.1	5.7	ns					
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF					
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF					
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF					

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
<b>Input Module Predicted Routing Delays<sup>3</sup></b>												
$t_{IRD1}$	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
$t_{IRD2}$	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
$t_{IRD3}$	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
$t_{IRD4}$	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
$t_{IRD8}$	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
$t_{IRD12}$	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-30 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed*		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Networks</b>												
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
$t_{HCKSW}$	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
$t_{HP}$	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
$f_{HMAX}$	Maximum Frequency		357		313		278		238		172	MHz
<b>Routed Array Clock Networks</b>												
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
$t_{RCKSW}$	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

**Note:** \*All -3 speed grades have been discontinued.

## SX-A Family FPGAs

Table 2-37 • A54SX72A Timing Characteristics  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-3 Speed*		-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Networks</b>												
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
$t_{HPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
$t_{HPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
$t_{HCKSW}$	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
$t_{HP}$	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
$f_{HMAX}$	Maximum Frequency		333		294		250		217		156	MHz
<b>Routed Array Clock Networks</b>												
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
$t_{RPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
$t_{RPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
$t_{RCKSW}$	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
$t_{RCKSW}$	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
$t_{RCKSW}$	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
<b>Quadrant Array Clock Networks</b>												
$t_{QCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
$t_{QCHL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
$t_{QCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
$t_{QCHL}$	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

**Note:** \*All -3 speed grades have been discontinued.

100-TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	I/O	I/O	I/O
80	I/O	I/O	I/O
81	I/O	I/O	I/O
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	CLKA	CLKA	CLKA
88	CLKB	CLKB	CLKB
89	NC	NC	NC
90	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
91	GND	GND	GND
92	PRA, I/O	PRA, I/O	PRA, I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	I/O	I/O	I/O
99	I/O	I/O	I/O
100	TCK, I/O	TCK, I/O	TCK, I/O

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
1	GND
2	TDI, I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	TMS
11	V <sub>CCI</sub>
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	GND
22	V <sub>CCA</sub>
23	GND
24	I/O
25	TRST, I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	I/O
32	V <sub>CCI</sub>
33	V <sub>CCA</sub>
34	I/O
35	I/O
36	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	GND
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	V <sub>CCI</sub>
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	PRB, I/O
65	GND
66	V <sub>CCA</sub>
67	NC
68	I/O
69	HCLK
70	I/O
71	I/O
72	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	V <sub>CCI</sub>
83	I/O
84	I/O
85	I/O
86	I/O
87	TDO, I/O
88	I/O
89	GND
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	V <sub>CCA</sub>
99	V <sub>CCI</sub>
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	GND

176-Pin TQFP	
Pin Number	A54SX32A Function
109	V <sub>CCA</sub>
110	GND
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	V <sub>CCA</sub>
123	GND
124	V <sub>CCI</sub>
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	I/O
132	I/O
133	GND
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	V <sub>CCI</sub>
141	I/O
142	I/O
143	I/O
144	I/O

# 329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

329-Pin PBGA	
Pin Number	A54SX32A Function
A1	GND
A2	GND
A3	V <sub>CCI</sub>
A4	NC
A5	I/O
A6	I/O
A7	V <sub>CCI</sub>
A8	NC
A9	I/O
A10	I/O
A11	I/O
A12	I/O
A13	CLKB
A14	I/O
A15	I/O
A16	I/O
A17	I/O
A18	I/O
A19	I/O
A20	I/O
A21	NC
A22	V <sub>CCI</sub>
A23	GND
AA1	V <sub>CCI</sub>
AA2	I/O
AA3	GND
AA4	I/O
AA5	I/O
AA6	I/O
AA7	I/O
AA8	I/O
AA9	I/O
AA10	I/O
AA11	I/O
AA12	I/O
AA13	I/O
AA14	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
AA15	I/O
AA16	I/O
AA17	I/O
AA18	I/O
AA19	I/O
AA20	TDO, I/O
AA21	V <sub>CCI</sub>
AA22	I/O
AA23	V <sub>CCI</sub>
AB1	I/O
AB2	GND
AB3	I/O
AB4	I/O
AB5	I/O
AB6	I/O
AB7	I/O
AB8	I/O
AB9	I/O
AB10	I/O
AB11	PRB, I/O
AB12	I/O
AB13	HCLK
AB14	I/O
AB15	I/O
AB16	I/O
AB17	I/O
AB18	I/O
AB19	I/O
AB20	I/O
AB21	I/O
AB22	GND
AB23	I/O
AC1	GND
AC2	V <sub>CCI</sub>
AC3	NC
AC4	I/O
AC5	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
AC6	I/O
AC7	I/O
AC8	I/O
AC9	V <sub>CCI</sub>
AC10	I/O
AC11	I/O
AC12	I/O
AC13	I/O
AC14	I/O
AC15	NC
AC16	I/O
AC17	I/O
AC18	I/O
AC19	I/O
AC20	I/O
AC21	NC
AC22	V <sub>CCI</sub>
AC23	GND
B1	V <sub>CCI</sub>
B2	GND
B3	I/O
B4	I/O
B5	I/O
B6	I/O
B7	I/O
B8	I/O
B9	I/O
B10	I/O
B11	I/O
B12	PRA, I/O
B13	CLKA
B14	I/O
B15	I/O
B16	I/O
B17	I/O
B18	I/O
B19	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
B20	I/O
B21	I/O
B22	GND
B23	V <sub>CCI</sub>
C1	NC
C2	TDI, I/O
C3	GND
C4	I/O
C5	I/O
C6	I/O
C7	I/O
C8	I/O
C9	I/O
C10	I/O
C11	I/O
C12	I/O
C13	I/O
C14	I/O
C15	I/O
C16	I/O
C17	I/O
C18	I/O
C19	I/O
C20	I/O
C21	V <sub>CCI</sub>
C22	GND
C23	NC
D1	I/O
D2	I/O
D3	I/O
D4	TCK, I/O
D5	I/O
D6	I/O
D7	I/O
D8	I/O
D9	I/O
D10	I/O

144-Pin FBGA			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
A1	I/O	I/O	I/O
A2	I/O	I/O	I/O
A3	I/O	I/O	I/O
A4	I/O	I/O	I/O
A5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
A6	GND	GND	GND
A7	CLKA	CLKA	CLKA
A8	I/O	I/O	I/O
A9	I/O	I/O	I/O
A10	I/O	I/O	I/O
A11	I/O	I/O	I/O
A12	I/O	I/O	I/O
B1	I/O	I/O	I/O
B2	GND	GND	GND
B3	I/O	I/O	I/O
B4	I/O	I/O	I/O
B5	I/O	I/O	I/O
B6	I/O	I/O	I/O
B7	CLKB	CLKB	CLKB
B8	I/O	I/O	I/O
B9	I/O	I/O	I/O
B10	I/O	I/O	I/O
B11	GND	GND	GND
B12	I/O	I/O	I/O
C1	I/O	I/O	I/O
C2	I/O	I/O	I/O
C3	TCK, I/O	TCK, I/O	TCK, I/O
C4	I/O	I/O	I/O
C5	I/O	I/O	I/O
C6	PRA, I/O	PRA, I/O	PRA, I/O
C7	I/O	I/O	I/O
C8	I/O	I/O	I/O
C9	I/O	I/O	I/O
C10	I/O	I/O	I/O
C11	I/O	I/O	I/O
C12	I/O	I/O	I/O

144-Pin FBGA			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
D1	I/O	I/O	I/O
D2	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
D3	TDI, I/O	TDI, I/O	TDI, I/O
D4	I/O	I/O	I/O
D5	I/O	I/O	I/O
D6	I/O	I/O	I/O
D7	I/O	I/O	I/O
D8	I/O	I/O	I/O
D9	I/O	I/O	I/O
D10	I/O	I/O	I/O
D11	I/O	I/O	I/O
D12	I/O	I/O	I/O
E1	I/O	I/O	I/O
E2	I/O	I/O	I/O
E3	I/O	I/O	I/O
E4	I/O	I/O	I/O
E5	TMS	TMS	TMS
E6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
E7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
E8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
E9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
E10	I/O	I/O	I/O
E11	GND	GND	GND
E12	I/O	I/O	I/O
F1	I/O	I/O	I/O
F2	I/O	I/O	I/O
F3	NC	NC	NC
F4	I/O	I/O	I/O
F5	GND	GND	GND
F6	GND	GND	GND
F7	GND	GND	GND
F8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
F9	I/O	I/O	I/O
F10	GND	GND	GND
F11	I/O	I/O	I/O
F12	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
K5	I/O	I/O	I/O
K6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
K7	GND	GND	GND
K8	GND	GND	GND
K9	GND	GND	GND
K10	GND	GND	GND
K11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
K12	I/O	I/O	I/O
K13	I/O	I/O	I/O
K14	I/O	I/O	I/O
K15	NC	I/O	I/O
K16	I/O	I/O	I/O
L1	I/O	I/O	I/O
L2	I/O	I/O	I/O
L3	I/O	I/O	I/O
L4	I/O	I/O	I/O
L5	I/O	I/O	I/O
L6	I/O	I/O	I/O
L7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
L11	I/O	I/O	I/O
L12	I/O	I/O	I/O
L13	I/O	I/O	I/O
L14	I/O	I/O	I/O
L15	I/O	I/O	I/O
L16	NC	I/O	I/O
M1	I/O	I/O	I/O
M2	I/O	I/O	I/O
M3	I/O	I/O	I/O
M4	I/O	I/O	I/O
M5	I/O	I/O	I/O
M6	I/O	I/O	I/O
M7	I/O	I/O	QCLKA
M8	PRB, I/O	PRB, I/O	PRB, I/O
M9	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
M10	I/O	I/O	I/O
M11	I/O	I/O	I/O
M12	NC	I/O	I/O
M13	I/O	I/O	I/O
M14	NC	I/O	I/O
M15	I/O	I/O	I/O
M16	I/O	I/O	I/O
N1	I/O	I/O	I/O
N2	I/O	I/O	I/O
N3	I/O	I/O	I/O
N4	I/O	I/O	I/O
N5	I/O	I/O	I/O
N6	I/O	I/O	I/O
N7	I/O	I/O	I/O
N8	I/O	I/O	I/O
N9	I/O	I/O	I/O
N10	I/O	I/O	I/O
N11	I/O	I/O	I/O
N12	I/O	I/O	I/O
N13	I/O	I/O	I/O
N14	I/O	I/O	I/O
N15	I/O	I/O	I/O
N16	I/O	I/O	I/O
P1	I/O	I/O	I/O
P2	GND	GND	GND
P3	I/O	I/O	I/O
P4	I/O	I/O	I/O
P5	NC	I/O	I/O
P6	I/O	I/O	I/O
P7	I/O	I/O	I/O
P8	I/O	I/O	I/O
P9	I/O	I/O	I/O
P10	NC	I/O	I/O
P11	I/O	I/O	I/O
P12	I/O	I/O	I/O
P13	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
P14	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
P15	I/O	I/O	I/O
P16	I/O	I/O	I/O
R1	I/O	I/O	I/O
R2	GND	GND	GND
R3	I/O	I/O	I/O
R4	NC	I/O	I/O
R5	I/O	I/O	I/O
R6	I/O	I/O	I/O
R7	I/O	I/O	I/O
R8	I/O	I/O	I/O
R9	HCLK	HCLK	HCLK
R10	I/O	I/O	QCLKB
R11	I/O	I/O	I/O
R12	I/O	I/O	I/O
R13	I/O	I/O	I/O
R14	I/O	I/O	I/O
R15	GND	GND	GND
R16	GND	GND	GND
T1	GND	GND	GND
T2	I/O	I/O	I/O
T3	I/O	I/O	I/O
T4	NC	I/O	I/O
T5	I/O	I/O	I/O
T6	I/O	I/O	I/O
T7	I/O	I/O	I/O
T8	I/O	I/O	I/O
T9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
T10	I/O	I/O	I/O
T11	I/O	I/O	I/O
T12	NC	I/O	I/O
T13	I/O	I/O	I/O
T14	I/O	I/O	I/O
T15	TDO, I/O	TDO, I/O	TDO, I/O
T16	GND	GND	GND

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2 (June 2006)	–3 speed grades have been discontinued.	N/A
	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1 February 2005	RoHS information was added to the "Ordering Information".	ii
	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
Table 2-11 was updated.	2-9	