



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-2pq208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **General Description**


# Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22  $\mu m$  / 0.25  $\mu m$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

# **SX-A Family Architecture**

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

#### **Clock Resources**

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA

and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD—corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks* in Actel's Antifuse Devices and Using A54SX72A and RT54SX72S Quadrant Clocks application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4




Figure 1-7 • SX-A HCLK Clock Buffer




Figure 1-8 • SX-A Routed Clock Buffer



# Other Architectural Features

## **Technology**

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22  $\mu$ / 0.25  $\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25  $\Omega$  with capacitance of 1.0 fF for low signal impedance.

### **Performance**

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

## **User Security**

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

#### **I/O Modules**

For a simplified I/O schematic, refer to Figure 1 in the application note, Actel eX, SX-A, and RTSX-S I/Os.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V<sub>CCI</sub> and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V<sub>CCI</sub> is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input. Each I/O module has an available power-up resistor of

approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os*. Just slightly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

# **Probing Capabilities**

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

JTAG Mode	TRST <sup>1</sup>	Security Fuse Programmed	PRA, PRB <sup>2</sup>	TDI, TCK, TDO <sup>2</sup>
Dedicated	Low	No	User I/O <sup>3</sup>	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O <sup>3</sup>	User I/O <sup>3</sup>
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

#### Notes:

- 1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
- 2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

#### **SX-A Probe Circuit Control Pins**

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

# **Design Considerations**

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a  $70\,\Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\,\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

1-12 v5.3

Table 2-15 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 2.25 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Networks	1								
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.7	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	ny Clock Networks	•								
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		8.0		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		8.0		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

2-20 v5.3

Table 2-17 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 4.75 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Networks									
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.3		1.5		2.3	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4		2.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		8.0	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
$f_{\text{HMAX}}$	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks	•								
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.3		1.5		2.1	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.6		1.8		2.1		2.9	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		8.0		0.9		1.1		1.5	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		8.0		1.0		1.1		1.5	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

2-22 v5.3

Table 2-19 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
3.3 V PCI Ou	tput Module Timing <sup>1</sup>	•								
t <sub>DLH</sub>	Data-to-Pad Low to High		2.2		2.4		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.3		2.6		3.1		4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.2		2.4		2.9		4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.3		2.6		3.1		4.3	ns
$d_{TLH}^2$	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^2$	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL (	Output Module Timing <sup>3</sup>	•								
t <sub>DLH</sub>	Data-to-Pad Low to High		3.0		3.4		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		10.4		11.8		13.8		19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3		3.4		4		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3		3.3		3.9		5.5	ns
$d_{TLH}^2$	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^2$	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
$d_{THLS}^{2}$	Delta High to Low—low slew		0.053		0.067		0.073		0.107	ns/pF

#### Notes:

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

2-24 v5.3

<sup>1.</sup> Delays based on 10 pF loading and 25  $\Omega$  resistance.

<sup>2.</sup> To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} - 0.9*V_{CCI})'$  ( $C_{load}*d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

Table 2-21 • A54SX16A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	oeed <sup>1</sup>	-2 S	peed	-1 S <sub> </sub>	peed	Std. 9	peed	−F S <sub>I</sub>	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		8.0		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

v5.3 2-27

Table 2-22 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 2.25 V, T<sub>J</sub> = 70°C)

		-3 S <sub>I</sub>	peed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks		ı								
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t <sub>HP</sub>	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f <sub>HMAX</sub>	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks	•										
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		8.0		0.9		1.0		1.2		1.7	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: \*All –3 speed grades have been discontinued.

2-28 v5.3

Table 2-26 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

Description	Min. Ma			d –1 Speed Std. Speed		-			
44 B.C		c.   Min	. Max.	Min. Max.	Min. I	Max.	Min.	Max.	Units
tput Module Timing <sup>2</sup>									
Data-to-Pad Low to High	2.0		2.3	2.6		3.1		4.3	ns
Data-to-Pad High to Low	2.2		2.5	2.8		3.3		4.6	ns
Enable-to-Pad, Z to L	1.4		1.7	1.9		2.2		3.1	ns
Enable-to-Pad, Z to H	2.0		2.3	2.6		3.1		4.3	ns
Enable-to-Pad, L to Z	2.5		2.8	3.2		3.8		5.3	ns
Enable-to-Pad, H to Z	2.2		2.5	2.8		3.3		4.6	ns
Delta Low to High	0.02	5	0.03	0.03		0.04		0.045	ns/pF
Delta High to Low	0.0	5	0.015	0.015	(	0.015		0.025	ns/pF
Output Module Timing <sup>4</sup>									
Data-to-Pad Low to High	2.8		3.2	3.6		4.3		6.0	ns
Data-to-Pad High to Low	2.7		3.1	3.5		4.1		5.7	ns
Data-to-Pad High to Low—low slew	9.5		10.9	12.4		14.6		20.4	ns
Enable-to-Pad, Z to L	2.2		2.6	2.9		3.4		4.8	ns
Enable-to-Pad, Z to L—low slew	15.	3	18.9	21.3		25.4		34.9	ns
Enable-to-Pad, Z to H	2.8		3.2	3.6		4.3		6.0	ns
Enable-to-Pad, L to Z	2.9		3.3	3.7		4.4		6.2	ns
Enable-to-Pad, H to Z	2.7		3.1	3.5		4.1		5.7	ns
Delta Low to High	0.02	5	0.03	0.03		0.04		0.045	ns/pF
Delta High to Low	0.0	5	0.015	0.015	(	0.015		0.025	ns/pF
Delta High to Low—low slew	0.0	3	0.053	0.067	(	0.073		0.107	ns/pF
	Data-to-Pad High to Low  Enable-to-Pad, Z to L  Enable-to-Pad, Z to H  Enable-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Delta High to Low  Dutput Module Timing <sup>4</sup> Data-to-Pad Low to High  Data-to-Pad High to Low  Data-to-Pad High to Low—low slew  Enable-to-Pad, Z to L  Enable-to-Pad, Z to H  Enable-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Delta High to Low	Data-to-Pad High to Low  Enable-to-Pad, Z to L  Enable-to-Pad, Z to H  Enable-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Data-to-Pad Low to High  Data-to-Pad High to Low  Data-to-Pad High to Low  Data-to-Pad High to Low  Data-to-Pad High to Low  Data-to-Pad, Z to L  Enable-to-Pad, Z to L  Enable-to-Pad, Z to H  Enable-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Data-to-Pad, Da	Data-to-Pad High to Low  Enable-to-Pad, Z to L  Enable-to-Pad, Z to H  Enable-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Data-to-Pad Low to High  Data-to-Pad High to Low  Data-to-Pad High to Low  Data-to-Pad High to Low  Data-to-Pad High to Low  Data-to-Pad High to Low—low slew  Enable-to-Pad, Z to L  Enable-to-Pad, Z to H  Enable-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Data-to-Pad, L to Z  Enable-to-Pad, H to Z  Delta Low to High  Delta Low to High  Double-to-Pad, H to Z  Delta Low to High  Delta High to Low  Double-to-Pad, H to Z  Delta Low to High  Delta High to Low  Double-to-Pad, H to Z  Delta Low to High  Delta High to Low  Double-to-Pad, H to Z  Delta High to Low  Double-to-Pad, H to Z	Data-to-Pad High to Low       2.2       2.5         Enable-to-Pad, Z to L       1.4       1.7         Enable-to-Pad, Z to H       2.0       2.3         Enable-to-Pad, L to Z       2.5       2.8         Enable-to-Pad, H to Z       2.2       2.5         Delta Low to High       0.025       0.03         Delta High to Low       0.015       0.015         Data-to-Pad Low to High       2.8       3.2         Data-to-Pad High to Low       2.7       3.1         Data-to-Pad High to Low—low slew       9.5       10.9         Enable-to-Pad, Z to L       2.2       2.6         Enable-to-Pad, Z to L—low slew       15.8       18.9         Enable-to-Pad, Z to H       2.8       3.2         Enable-to-Pad, L to Z       2.9       3.3         Enable-to-Pad, H to Z       2.7       3.1         Delta Low to High       0.025       0.03         Delta High to Low       0.015       0.015	Data-to-Pad High to Low       2.2       2.5       2.8         Enable-to-Pad, Z to L       1.4       1.7       1.9         Enable-to-Pad, Z to H       2.0       2.3       2.6         Enable-to-Pad, L to Z       2.5       2.8       3.2         Enable-to-Pad, H to Z       2.2       2.5       2.8         Delta Low to High       0.025       0.03       0.03         Delta High to Low       0.015       0.015       0.015         Dutput Module Timing <sup>4</sup> Data-to-Pad Low to High       2.8       3.2       3.6         Data-to-Pad High to Low       2.7       3.1       3.5         Data-to-Pad High to Low—low slew       9.5       10.9       12.4         Enable-to-Pad, Z to L       2.2       2.6       2.9         Enable-to-Pad, Z to L—low slew       15.8       18.9       21.3         Enable-to-Pad, L to Z       2.9       3.3       3.7         Enable-to-Pad, L to Z       2.9       3.3       3.7         Enable-to-Pad, H to Z       2.7       3.1       3.5         Delta Low to High       0.025       0.03       0.03         Delta Low to High       0.025       0.03       0.015 <td>Data-to-Pad High to Low         2.2         2.5         2.8           Enable-to-Pad, Z to L         1.4         1.7         1.9           Enable-to-Pad, Z to H         2.0         2.3         2.6           Enable-to-Pad, L to Z         2.5         2.8         3.2           Enable-to-Pad, H to Z         2.2         2.5         2.8           Delta Low to High         0.025         0.03         0.03           Delta High to Low         0.015         0.015         0.015           Output Module Timing<sup>4</sup>           Data-to-Pad Low to High         2.8         3.2         3.6           Data-to-Pad High to Low         2.7         3.1         3.5           Data-to-Pad High to Low—low slew         9.5         10.9         12.4           Enable-to-Pad, Z to L         2.2         2.6         2.9           Enable-to-Pad, Z to L—low slew         15.8         18.9         21.3           Enable-to-Pad, Z to H         2.8         3.2         3.6           Enable-to-Pad, L to Z         2.9         3.3         3.7           Enable-to-Pad, L to Z         2.7         3.1         3.5           Delta Low to High         0.025         0.03         0.03</td> <td>Data-to-Pad High to Low         2.2         2.5         2.8         3.3           Enable-to-Pad, Z to L         1.4         1.7         1.9         2.2           Enable-to-Pad, Z to H         2.0         2.3         2.6         3.1           Enable-to-Pad, L to Z         2.5         2.8         3.2         3.8           Enable-to-Pad, H to Z         2.2         2.5         2.8         3.3           Delta Low to High         0.025         0.03         0.03         0.04           Delta High to Low         0.015         0.015         0.015         0.015           Dutput Module Timing<sup>4</sup>           Data-to-Pad Low to High         2.8         3.2         3.6         4.3           Data-to-Pad High to Low         2.7         3.1         3.5         4.1           Data-to-Pad High to Low—low slew         9.5         10.9         12.4         14.6           Enable-to-Pad, Z to L         2.2         2.6         2.9         3.4           Enable-to-Pad, Z to L—low slew         15.8         18.9         21.3         25.4           Enable-to-Pad, Z to H         2.8         3.2         3.6         4.3           Enable-to-Pad, L to Z         2.9</td> <td>Data-to-Pad High to Low         2.2         2.5         2.8         3.3           Enable-to-Pad, Z to L         1.4         1.7         1.9         2.2           Enable-to-Pad, Z to H         2.0         2.3         2.6         3.1           Enable-to-Pad, L to Z         2.5         2.8         3.2         3.8           Enable-to-Pad, H to Z         2.2         2.5         2.8         3.3           Delta Low to High         0.025         0.03         0.03         0.04           Delta High to Low         0.015         0.015         0.015         0.015           Dutput Module Timing<sup>4</sup>           Data-to-Pad Low to High         2.8         3.2         3.6         4.3           Data-to-Pad High to Low         2.7         3.1         3.5         4.1           Data-to-Pad High to Low—low slew         9.5         10.9         12.4         14.6           Enable-to-Pad, Z to L         2.2         2.6         2.9         3.4           Enable-to-Pad, Z to L—low slew         15.8         18.9         21.3         25.4           Enable-to-Pad, L to Z         2.9         3.3         3.7         4.4           Enable-to-Pad, L to Z         2.7</td> <td>Data-to-Pad High to Low         2.2         2.5         2.8         3.3         4.6           Enable-to-Pad, Z to L         1.4         1.7         1.9         2.2         3.1           Enable-to-Pad, Z to H         2.0         2.3         2.6         3.1         4.3           Enable-to-Pad, L to Z         2.5         2.8         3.2         3.8         5.3           Enable-to-Pad, H to Z         2.2         2.5         2.8         3.3         4.6           Delta Low to High         0.025         0.03         0.03         0.04         0.045           Delta High to Low         0.015         0.015         0.015         0.015         0.015         0.025           Dutput Module Timing<sup>4</sup>           Data-to-Pad Low to High         2.8         3.2         3.6         4.3         6.0           Data-to-Pad High to Low         2.7         3.1         3.5         4.1         5.7           Data-to-Pad High to Low—low slew         9.5         10.9         12.4         14.6         20.4           Enable-to-Pad, Z to L         2.2         2.6         2.9         3.4         4.8           Enable-to-Pad, Z to H         2.8         3.2         3.6</td>	Data-to-Pad High to Low         2.2         2.5         2.8           Enable-to-Pad, Z to L         1.4         1.7         1.9           Enable-to-Pad, Z to H         2.0         2.3         2.6           Enable-to-Pad, L to Z         2.5         2.8         3.2           Enable-to-Pad, H to Z         2.2         2.5         2.8           Delta Low to High         0.025         0.03         0.03           Delta High to Low         0.015         0.015         0.015           Output Module Timing <sup>4</sup> Data-to-Pad Low to High         2.8         3.2         3.6           Data-to-Pad High to Low         2.7         3.1         3.5           Data-to-Pad High to Low—low slew         9.5         10.9         12.4           Enable-to-Pad, Z to L         2.2         2.6         2.9           Enable-to-Pad, Z to L—low slew         15.8         18.9         21.3           Enable-to-Pad, Z to H         2.8         3.2         3.6           Enable-to-Pad, L to Z         2.9         3.3         3.7           Enable-to-Pad, L to Z         2.7         3.1         3.5           Delta Low to High         0.025         0.03         0.03	Data-to-Pad High to Low         2.2         2.5         2.8         3.3           Enable-to-Pad, Z to L         1.4         1.7         1.9         2.2           Enable-to-Pad, Z to H         2.0         2.3         2.6         3.1           Enable-to-Pad, L to Z         2.5         2.8         3.2         3.8           Enable-to-Pad, H to Z         2.2         2.5         2.8         3.3           Delta Low to High         0.025         0.03         0.03         0.04           Delta High to Low         0.015         0.015         0.015         0.015           Dutput Module Timing <sup>4</sup> Data-to-Pad Low to High         2.8         3.2         3.6         4.3           Data-to-Pad High to Low         2.7         3.1         3.5         4.1           Data-to-Pad High to Low—low slew         9.5         10.9         12.4         14.6           Enable-to-Pad, Z to L         2.2         2.6         2.9         3.4           Enable-to-Pad, Z to L—low slew         15.8         18.9         21.3         25.4           Enable-to-Pad, Z to H         2.8         3.2         3.6         4.3           Enable-to-Pad, L to Z         2.9	Data-to-Pad High to Low         2.2         2.5         2.8         3.3           Enable-to-Pad, Z to L         1.4         1.7         1.9         2.2           Enable-to-Pad, Z to H         2.0         2.3         2.6         3.1           Enable-to-Pad, L to Z         2.5         2.8         3.2         3.8           Enable-to-Pad, H to Z         2.2         2.5         2.8         3.3           Delta Low to High         0.025         0.03         0.03         0.04           Delta High to Low         0.015         0.015         0.015         0.015           Dutput Module Timing <sup>4</sup> Data-to-Pad Low to High         2.8         3.2         3.6         4.3           Data-to-Pad High to Low         2.7         3.1         3.5         4.1           Data-to-Pad High to Low—low slew         9.5         10.9         12.4         14.6           Enable-to-Pad, Z to L         2.2         2.6         2.9         3.4           Enable-to-Pad, Z to L—low slew         15.8         18.9         21.3         25.4           Enable-to-Pad, L to Z         2.9         3.3         3.7         4.4           Enable-to-Pad, L to Z         2.7	Data-to-Pad High to Low         2.2         2.5         2.8         3.3         4.6           Enable-to-Pad, Z to L         1.4         1.7         1.9         2.2         3.1           Enable-to-Pad, Z to H         2.0         2.3         2.6         3.1         4.3           Enable-to-Pad, L to Z         2.5         2.8         3.2         3.8         5.3           Enable-to-Pad, H to Z         2.2         2.5         2.8         3.3         4.6           Delta Low to High         0.025         0.03         0.03         0.04         0.045           Delta High to Low         0.015         0.015         0.015         0.015         0.015         0.025           Dutput Module Timing <sup>4</sup> Data-to-Pad Low to High         2.8         3.2         3.6         4.3         6.0           Data-to-Pad High to Low         2.7         3.1         3.5         4.1         5.7           Data-to-Pad High to Low—low slew         9.5         10.9         12.4         14.6         20.4           Enable-to-Pad, Z to L         2.2         2.6         2.9         3.4         4.8           Enable-to-Pad, Z to H         2.8         3.2         3.6

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} 0.9*V_{CCI})'$  ( $C_{load} * d_{T[LH|HL]HLS}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

2-32 v5.3

Table 2-29 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 2.25 V, T<sub>J</sub> = 70°C)

		-3 Sı	peed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description		Max.		Max.		Мах.		Max.		Max.	Units
Dedicated (	  Hardwired  Array Clock Netwo	rks		l .		<u>I</u>		<u> </u>		<u> </u>		ı
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		8.0		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
$f_{HMAX}$	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.0	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

Note: \*All –3 speed grades have been discontinued.

2-36 v5.3

Table 2-33 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	eed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. S	Speed	eed -F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		1.9		2.2		2.4		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.0		2.3		2.6		3.1		4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.9		2.2		2.4		2.9		4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.0		2.3		2.6		3.1		4.3	ns
$d_{TLH}^3$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.6		3.0		3.4		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.6		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		9.0		10.4		11.8		13.8		19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.6		3.0		3.4		4.0		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.6		3.0		3.3		3.9		5.5	ns
$d_{TLH}^3$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} 0.9*V_{CCI})'$  ( $C_{load} * d_{T[LH|HL]HLS}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

2-40 v5.3

Table 2-35 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	oeed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
C-Cell Propa	ngation Delays <sup>2</sup>											
t <sub>PD</sub>	Internal Array Module		1.0		1.1		1.3		1.5		2.0	ns
Predicted R	outing Delays <sup>3</sup>											
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.5		0.7		8.0		0.9		1.3	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns
R-Cell Timin	ıg			I		I				I		
t <sub>RCO</sub>	Sequential Clock-to-Q		0.7		0.8		0.9		1.1		1.5	ns
$t_{CLR}$	Asynchronous Clear-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		8.0		1.0		1.4	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
t <sub>RECASYN</sub>	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
Input Modu	le Propagation Delays											
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		8.0		0.9		1.3	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		8.0		1.0		1.1		1.3		1.7	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.6		0.7		0.7		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		8.0		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.2		1.3		1.5		2.1	ns

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-42 v5.3

Table 2-37 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 S <sub>l</sub>	eed*	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Networks												
<sup>t</sup> нскн	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
<sup>t</sup> HCKL	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HCKSW</sub>	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t <sub>HP</sub>	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f <sub>HMAX</sub>	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
<sup>t</sup> rckh	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t <sub>QCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
<sup>t</sup> QCHKL	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t <sub>QCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
<sup>t</sup> QCHKL	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

**Note:** \*All –3 speed grades have been discontinued.

2-46 v5.3

Table 2-41 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Speed	1 –2	Speed	-1 Speed	Std.	Speed	−F S	peed	
Parameter	Description	Min. Ma	x. Min	. Max.	Min. Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	5 V PCI Output Module Timing <sup>2</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High	2.	,	3.1	3.5		4.1		5.7	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	3.4		3.9	4.4		5.1		7.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	1	3	1.5	1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.	,	3.1	3.5		4.1		5.7	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	3.0	)	3.5	3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	3.4		3.9	4.4		5.1		7.2	ns
$d_{TLH}^3$	Delta Low to High	0.0	6	0.016	0.02		0.022		0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.0	26	0.03	0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High	2.4		2.8	3.1		3.7		5.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	3.		3.5	4.0		4.7		6.6	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	7.4		8.5	9.7		11.4		15.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.		2.4	2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew	7.4	ı	8.4	9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.4	ı	2.8	3.1		3.7		5.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	3.0	5	4.2	4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	3.		3.5	4.0		4.7		6.6	ns
$d_{TLH}^3$	Delta Low to High	0.0	4	0.017	0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.02	:3	0.029	0.031		0.037		0.051	ns/pF
$d_{THLS}^{3}$	Delta High to Low—low slew	0.04	13	0.046	0.057		0.066		0.089	ns/pF

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 50 pF loading.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} 0.9*V_{CCI})'$  ( $C_{load} * d_{T[LH|HL]HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

2-52 v5.3

# 144-Pin TQFP




Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-8 v5.3



256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
E11	I/O	1/0	I/O			
E12	I/O	I/O	I/O			
E13	NC	1/0	I/O			
E14	I/O	I/O	I/O			
E15	I/O	I/O	I/O			
E16	I/O	I/O	I/O			
F1	I/O	1/0	I/O			
F2	I/O	1/0	I/O			
F3	I/O	1/0	I/O			
F4	TMS	TMS	TMS			
F5	1/0	1/0	I/O			
F6	I/O	1/0	I/O			
F7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
F8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
F9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
F10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
F11	I/O	1/0	I/O			
F12	VCCA	VCCA	VCCA			
F13	I/O	1/0	I/O			
F14	I/O	1/0	I/O			
F15	I/O	1/0	I/O			
F16	I/O	1/0	I/O			
G1	NC	I/O	I/O			
G2	I/O	1/0	I/O			
G3	NC	1/0	I/O			
G4	I/O	1/0	I/O			
G5	I/O	1/0	I/O			
G6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
G7	GND	GND	GND			
G8	GND	GND	GND			
G9	GND	GND	GND			
G10	GND	GND	GND			
G11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
G12	1/0	1/0	1/0			
G13	GND	GND	GND			
G14	NC	I/O	I/O			
G15	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			

256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
G16	I/O	I/O	1/0			
H1	I/O	I/O	1/0			
H2	I/O	1/0	1/0			
НЗ	V <sub>CCA</sub>	$V_{CCA}$	$V_{CCA}$			
H4	TRST, I/O	TRST, I/O	TRST, I/O			
H5	I/O	1/0	1/0			
H6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
H7	GND	GND	GND			
H8	GND	GND	GND			
H9	GND	GND	GND			
H10	GND	GND	GND			
H11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
H12	I/O	I/O	I/O			
H13	I/O	I/O	I/O			
H14	I/O	1/0	I/O			
H15	I/O	1/0	I/O			
H16	NC	I/O	I/O			
J1	NC	I/O	I/O			
J2	NC	1/0	I/O			
J3	NC	I/O	I/O			
J4	I/O	I/O	I/O			
J5	I/O	1/0	I/O			
J6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
J7	GND	GND	GND			
J8	GND	GND	GND			
J9	GND	GND	GND			
J10	GND	GND	GND			
J11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
J12	I/O	I/O	I/O			
J13	I/O	I/O	I/O			
J14	I/O	I/O	I/O			
J15	I/O	I/O	I/O			
J16	I/O	I/O	I/O			
K1	I/O	1/0	I/O			
K2	I/O	I/O	I/O			
K3	NC	I/O	I/O			
K4	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>			

v5.3 3-23

256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
K5	I/O	1/0	1/0			
K6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
K7	GND	GND	GND			
K8	GND	GND	GND			
К9	GND	GND	GND			
K10	GND	GND	GND			
K11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
K12	I/O	1/0	1/0			
K13	I/O	I/O	1/0			
K14	I/O	1/0	1/0			
K15	NC	I/O	1/0			
K16	I/O	I/O	1/0			
L1	I/O	I/O	1/0			
L2	I/O	1/0	1/0			
L3	I/O	1/0	1/0			
L4	I/O	1/0	I/O			
L5	I/O	1/0	1/0			
L6	I/O	1/0	1/0			
L7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
L8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
L9	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
L10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
L11	I/O	1/0	I/O			
L12	I/O	1/0	I/O			
L13	I/O	I/O	1/0			
L14	I/O	1/0	I/O			
L15	I/O	1/0	I/O			
L16	NC	I/O	1/0			
M1	I/O	1/0	I/O			
M2	I/O	1/0	I/O			
M3	I/O	1/0	I/O			
M4	I/O	1/0	I/O			
M5	I/O	1/0	I/O			
M6	I/O	1/0	I/O			
M7	I/O	1/0	QCLKA			
M8	PRB, I/O	PRB, I/O	PRB, I/O			
M9	I/O	1/0	I/O			

256-Pin FBGA							
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function				
M10	1/0	1/0	1/0				
M11	1/0	1/0	1/0				
M12	NC	I/O	1/0				
M13	1/0	1/0	1/0				
M14	NC	1/0	1/0				
M15	1/0	I/O	I/O				
M16	1/0	I/O	1/0				
N1	1/0	I/O	I/O				
N2	1/0	I/O	I/O				
N3	1/0	I/O	I/O				
N4	1/0	I/O	I/O				
N5	1/0	I/O	I/O				
N6	1/0	I/O	I/O				
N7	1/0	I/O	I/O				
N8	1/0	I/O	I/O				
N9	1/0	I/O	I/O				
N10	I/O	I/O	I/O				
N11	1/0	I/O	I/O				
N12	1/0	I/O	I/O				
N13	1/0	I/O	I/O				
N14	1/0	I/O	I/O				
N15	1/0	I/O	I/O				
N16	1/0	I/O	I/O				
P1	I/O	I/O	I/O				
P2	GND	GND	GND				
P3	1/0	I/O	I/O				
P4	1/0	I/O	I/O				
P5	NC	I/O	I/O				
P6	1/0	I/O	1/0				
P7	I/O	I/O	1/0				
P8	I/O	I/O	1/0				
P9	I/O	I/O	1/0				
P10	NC	I/O	1/0				
P11	I/O	I/O	1/0				
P12	I/O	I/O	1/0				
P13	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>				
P14	1/0	I/O	1/0				

3-24 v5.3